首頁>SN65LVDS86AQDGG.A>規(guī)格書詳情
SN65LVDS86AQDGG.A中文資料德州儀器數(shù)據(jù)手冊(cè)PDF規(guī)格書

廠商型號(hào) |
SN65LVDS86AQDGG.A |
功能描述 | FlatLink? RECEIVER |
文件大小 |
518.549 Kbytes |
頁面數(shù)量 |
22 頁 |
生產(chǎn)廠商 | TI2 |
中文名稱 | 德州儀器 |
網(wǎng)址 | |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-8-16 11:01:00 |
人工找貨 | SN65LVDS86AQDGG.A價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書
更多SN65LVDS86AQDGG.A規(guī)格書詳情
3:21 Data Channel Expansion at up to
178.5 Mbytes/s Throughput
Suited for SVGA, XGA, or SXGA Display
Data Transmission From Controller to
Display With Very Low EMI
Three Data Channels and Clock
Low-Voltage Differential Channels In and
21 Data and Clock Low-Voltage TTL
Channels Out
Operates From a Single 3.3-V Supply
Tolerates 4-kV HBM ESD
Packaged in Thin Shrink Small-Outline
Package (TSSOP) With 20-Mil Terminal
Pitch
Consumes Less Than 1 mW When Disabled
Wide Phase-Lock Input Frequency Range
of 31 MHz to 68 MHz
No External Components Required for PLL
Inputs Meet or Exceed the Standard
Requirements of ANSI EIA/TIA-644
Standard
Improved Replacement for the DS90C364
and SN75LVDS86
Improved Jitter Tolerance
See SN65LVDS86A-Q1 Data Sheet for
Information About the Automotive
Qualified Version
description
The SN65LVDS86A/SN75LVDS86A FlatLink receiver contains three serial-in 7-bit parallel-out shift registers
and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions
allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, ’83, ’84, or ’85, over
four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data
at a lower transfer rate.
When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input
clock (CLKIN) rate. The data is then unloaded to a 21-bit-wide LVTTL parallel bus at the CLKIN rate. The
’LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).
The ’LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The
data bus appears the same at the input to the transmitter and output of the receiver with the data transmission
transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN)
active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level
on this signal clears all internal registers to a low level.
The SN75LVDS86A is characterized for operation over ambient free-air temperatures of 0C to 70C. The
SN65LVDS86A is characterized for operation over the full Automotive temperature range of ?40°C to 125°C.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI/德州儀器 |
23+ |
TSSOP48 |
32732 |
原裝正品代理渠道價(jià)格優(yōu)勢(shì) |
詢價(jià) | ||
TI(德州儀器) |
2447 |
TSSOP-48 |
315000 |
2000個(gè)/圓盤一級(jí)代理專營品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨, |
詢價(jià) | ||
TI(德州儀器) |
23+ |
標(biāo)準(zhǔn)封裝 |
6000 |
正規(guī)渠道,只有原裝! |
詢價(jià) | ||
TI |
2016+ |
TSSOP |
3500 |
本公司只做原裝,假一罰十,可開17%增值稅發(fā)票! |
詢價(jià) | ||
TI |
2018+ |
TSSOP |
11256 |
只做進(jìn)口原裝正品!假一賠十! |
詢價(jià) | ||
TI |
17+ |
TSSOP |
6200 |
100%原裝正品現(xiàn)貨 |
詢價(jià) | ||
TI/德州儀器 |
2022+ |
TSSOP-48 |
7600 |
原廠原裝,假一罰十 |
詢價(jià) | ||
TI |
25+ |
TSSOP |
12588 |
原裝正品 |
詢價(jià) | ||
TI |
22+ |
48TSSOP |
9000 |
原廠渠道,現(xiàn)貨配單 |
詢價(jià) | ||
TI |
TSSOP48 |
3000 |
一級(jí)代理 原裝正品假一罰十價(jià)格優(yōu)勢(shì)長期供貨 |
詢價(jià) |