最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

TPIC6A259

POWER LOGIC 8-BIT ADDRESSABLE LATCH

LowrDS(on)...1ΩTyp OutputShort-CircuitProtection AvalancheEnergy...75mJ Eight350-mADMOSOutputs 50-VSwitchingCapability FourDistinctFunctionModes LowPowerConsumption description Thispowerlogic8-bitaddressablelatchcontrols open-drainDMOS-transistoroutputs

TPIC6A259

350mA/通道 8 位可尋址鎖存器; ? Low rDS(on) . . . 1 Typ\n? Output Short-Circuit Protection\n? Avalanche Energy . . . 75 mJ\n? Eight 350-mA DMOS Outputs \n? 50-V Switching Capability\n? Four Distinct Function Modes\n? Low Power Consumption;

This power logic 8-bit addressable latch controls open-drain DMOS-transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multi-functional device capable of operating as eight addressable latches or an 8-line demultiplexer with active-low DMOS outputs. Each open-drain DMOS transistor features an independent chopping current-limiting circuit to prevent damage in the case of a short circuit. Four distinct modes of operation are selectable by controlling the clear (CLR\\) and enable (G\\) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS-transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable G\\ should be held high (inactive) while the address lines are changing. In the 8-line demultiplexing mode, the addressed output is inverted with respect to the D input and all other outputs are high. In the clear mode, all outputs are high and unaffected by the address and data inputs. Separate power ground (PGND) and logic ground (LGND) terminals are provided to facilitate maximum system flexibility. All PGND terminals are internally connected, and each PGND terminal must be externally connected to the power system ground in order to minimize parasitic impedance. A single-point connection between LGND and PGND must be made externally in a manner that reduces crosstalk between the logic and load circuits. The TPIC6A259 is offered in a thermally-enhanced dual-in-line (NE) package and a wide-body, surface-mount (DW) package. The TPIC6A259 is characterized for operation over the operating case temperature range of -40°C to 125°C.

TPIC6A259

POWER LOGIC 8-BIT ADDRESSABLE LATCH

TPIC6A259

POWER LOGIC 8-BIT ADDRESSABLE LATCH

TPIC6A259DW

絲印：TPIC6A259；Package：SOIC；POWER LOGIC 8-BIT ADDRESSABLE LATCH

LowrDS(on)...1ΩTyp OutputShort-CircuitProtection AvalancheEnergy...75mJ Eight350-mADMOSOutputs 50-VSwitchingCapability FourDistinctFunctionModes LowPowerConsumption description Thispowerlogic8-bitaddressablelatchcontrols open-drainDMOS-transistoroutputs

TPIC6A259DW.A

絲?。?strong>TPIC6A259；Package：SOIC；POWER LOGIC 8-BIT ADDRESSABLE LATCH

LowrDS(on)...1ΩTyp OutputShort-CircuitProtection AvalancheEnergy...75mJ Eight350-mADMOSOutputs 50-VSwitchingCapability FourDistinctFunctionModes LowPowerConsumption description Thispowerlogic8-bitaddressablelatchcontrols open-drainDMOS-transistoroutputs

TPIC6A259DWG4

絲?。?strong>TPIC6A259；Package：SOIC；POWER LOGIC 8-BIT ADDRESSABLE LATCH

LowrDS(on)...1ΩTyp OutputShort-CircuitProtection AvalancheEnergy...75mJ Eight350-mADMOSOutputs 50-VSwitchingCapability FourDistinctFunctionModes LowPowerConsumption description Thispowerlogic8-bitaddressablelatchcontrols open-drainDMOS-transistoroutputs

TPIC6A259DWG4.A

絲印：TPIC6A259；Package：SOIC；POWER LOGIC 8-BIT ADDRESSABLE LATCH

LowrDS(on)...1ΩTyp OutputShort-CircuitProtection AvalancheEnergy...75mJ Eight350-mADMOSOutputs 50-VSwitchingCapability FourDistinctFunctionModes LowPowerConsumption description Thispowerlogic8-bitaddressablelatchcontrols open-drainDMOS-transistoroutputs

TPIC6A259DWRG4

絲?。?strong>TPIC6A259；Package：SOIC；POWER LOGIC 8-BIT ADDRESSABLE LATCH

LowrDS(on)...1ΩTyp OutputShort-CircuitProtection AvalancheEnergy...75mJ Eight350-mADMOSOutputs 50-VSwitchingCapability FourDistinctFunctionModes LowPowerConsumption description Thispowerlogic8-bitaddressablelatchcontrols open-drainDMOS-transistoroutputs

TPIC6A259DWRG4.A

絲?。?strong>TPIC6A259；Package：SOIC；POWER LOGIC 8-BIT ADDRESSABLE LATCH

LowrDS(on)...1ΩTyp OutputShort-CircuitProtection AvalancheEnergy...75mJ Eight350-mADMOSOutputs 50-VSwitchingCapability FourDistinctFunctionModes LowPowerConsumption description Thispowerlogic8-bitaddressablelatchcontrols open-drainDMOS-transistoroutputs