首頁>SN74LVTH16543DLR.Z>規(guī)格書詳情
SN74LVTH16543DLR.Z中文資料德州儀器數據手冊PDF規(guī)格書
相關芯片規(guī)格書
更多- SN74LVTH16543DL
- SN74LVTH16543DLR
- SN74LVTH16543DGG
- SN74LVTH16543DGGR
- SN74LVTH16543DLG4
- SN74LVTH16543DGGR
- SN74LVTH16543
- SN74LVTH16543DL
- SN74LVTH16543
- SN74LVTH16543DL
- SN74LVTH16543DLG4
- SN74LVTH16543DLR
- SN74LVTH16543DGGR
- SN74LVTH16543DLR
- SN74LVTH16543DGGR
- SN74LVTH16543DL
- SN74LVTH16543DLR
- SN74LVTH16543DGGR.Z
SN74LVTH16543DLR.Z規(guī)格書詳情
Members of the Texas Instruments
WidebusE Family
State-of-the-Art Advanced BiCMOS
Technology (ABT) Design for 3.3-V
Operation and Low Static-Power
Dissipation
Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V VCC)
Support Unregulated Battery Operation
Down to 2.7 V
Ioff and Power-Up 3-State Support Hot
Insertion
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC = 3.3 V, TA = 25°C
Distributed VCC and GND Pin Configuration
Minimizes High-Speed Switching Noise
Flow-Through Architecture Optimizes PCB
Layout
Latch-Up Performance Exceeds 500 mA Per
JESD 17
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
Package Options Include Plastic Shrink
Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
description
The ’LVTH16543 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) VCC operation, but
with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two
8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB
or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.
The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and
LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches
in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present
at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA
inputs.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI |
24+ |
TSSOP56 |
20000 |
全新原廠原裝,進口正品現貨,正規(guī)渠道可含稅?。?/div> |
詢價 | ||
TI(德州儀器) |
2024+ |
TSSOP-56-6.1mm |
500000 |
誠信服務,絕對原裝原盤 |
詢價 | ||
TI |
24+ |
TSSOP-56 |
2800 |
原裝現貨!可長期供貨! |
詢價 | ||
TI/德州儀器 |
22+ |
TSSOP |
25000 |
只做原裝進口現貨,專注配單 |
詢價 | ||
TI/德州儀器 |
25+ |
原廠封裝 |
10280 |
原廠授權代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源! |
詢價 | ||
TI |
25+ |
TSSOP56 |
4500 |
全新原裝、誠信經營、公司現貨銷售! |
詢價 | ||
TI |
2016+ |
TSSOP |
6528 |
只做進口原裝現貨!或訂貨,假一賠十! |
詢價 | ||
TI |
2025+ |
TSSOP-56 |
16000 |
原裝優(yōu)勢絕對有貨 |
詢價 | ||
TI |
24+ |
5000 |
自己現貨 |
詢價 | |||
TI |
22+ |
56TSSOP |
9000 |
原廠渠道,現貨配單 |
詢價 |