首頁>K4H281638D-TCA2>規(guī)格書詳情
K4H281638D-TCA2中文資料三星數(shù)據(jù)手冊PDF規(guī)格書
相關芯片規(guī)格書
更多K4H281638D-TCA2規(guī)格書詳情
特性 Features
? Double-data-rate architecture; two data transfers per clock cycle
? Bidirectional data strobe(DQS)
? Four banks operation
? Differential clock inputs(CK and CK)
? DLL aligns DQ and DQS transition with CK transition
? MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
? All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
? Data I/O transactions on both edges of data strobe
? Edge aligned data output, center aligned data input
? LDM,UDM/DM for write masking only
? Auto & Self refresh
? 15.6us refresh interval(4K/64ms refresh)
? Maximum burst refresh cycle : 8
? 66pin TSOP II package
產(chǎn)品屬性
- 型號：
K4H281638D-TCA2
- 制造商：
Samsung Semiconductor
- 功能描述：
8M X 16 DDR DRAM, 0.75 ns, PDSO66
| 供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
SAMSUNG |
24+ |
SOP |
2987 |
只售原裝自家現(xiàn)貨!誠信經(jīng)營!歡迎來電! |
詢價 | ||
SAMSUNG/三星 |
22+ |
TSOP |
12032 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價 | ||
SAMSUNG? |
24+ |
SOP? |
5000 |
只做原裝正品現(xiàn)貨 歡迎來電查詢15919825718 |
詢價 | ||
SAMSUNG/三星 |
23+ |
TSOP-66 |
13000 |
原廠授權一級代理,專業(yè)海外優(yōu)勢訂貨,價格優(yōu)勢、品種 |
詢價 | ||
SAMSUNG |
6000 |
面議 |
19 |
DIP/SMD |
詢價 | ||
SAMSUNG/三星 |
20+ |
TSOP |
35830 |
原裝優(yōu)勢主營型號-可開原型號增稅票 |
詢價 | ||
SAMSUNG |
24+ |
TSOP |
6980 |
原裝現(xiàn)貨,可開13%稅票 |
詢價 | ||
SAMSUNG/三星 |
24+ |
NA/ |
3285 |
原裝現(xiàn)貨,當天可交貨,原型號開票 |
詢價 | ||
SAMSUNG |
23+ |
DIP8 |
5000 |
原裝正品,假一罰十 |
詢價 | ||
SAMSUNG |
2025+ |
TSOP-66 |
3550 |
全新原廠原裝產(chǎn)品、公司現(xiàn)貨銷售 |
詢價 |
