最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

TPIC6A596

用于增強級聯(lián)、具有使能/關(guān)斷功能的 8 位移位寄存器; ? Low rDS(on) . . . 1 Typ\n? Output Short-Circuit Protection\n? Avalanche Energy . . . 75 mJ\n? Eight 350-mA DMOS Outputs\n? 50-V Switching Capability\n? Enhanced Cascading for Multiple Stages\n? All Registers Cleared With Single Input\n? Low Power Consumption;

The TPIC6A596 is a monolithic, high-voltage, high-current power logic 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads. Each open-drain DMOS transistor features an independent chopping current-limiting circuit to prevent damage in the case of a short circuit. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit, D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift-register clear (SRCLR)\\ is high. When SRCLR\\ is low, all registers in the device are cleared. When output enable G\\ is held high, all data in the output buffers is held low and all drain outputs are off. When G\\ is held low, data from the storage register is transparent to the output buffers. The serial output (SER OUT) is clocked out of the device on the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference. Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and a 350-mA continuous sink current capability. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOS-transistor outputs have sink current capability.Separate power ground (PGND) and logic ground (LGND) terminals are provided to facilitate maximum system flexibility. All PGND terminals are internally connected, and each PGND terminal must be externally connected to the power system ground in order to minimize parasitic impedance. A single-point connection between LGND and PGND must be made externally in a manner that reduces crosstalk between the logic and load circuits.The TPIC6A596 is offered in a thermally-enhanced dual-in-line (NE) package and a wide-body surface-mount (DW) package. The TPIC6A596 is characterized for operation over the operating case temperature range of -40°C to 125°C.

TPIC6A596

POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6A596

POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6A596_15

POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6A596DW

POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6A596DW

POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6A596DWG4

POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6A596DWRG4

POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6A596NE

POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6A596NE

POWER LOGIC 8-BIT SHIFT REGISTER