最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

首頁(yè)>SN75LVDS86ADGG.A>規(guī)格書(shū)詳情

SN75LVDS86ADGG.A中文資料德州儀器數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

SN75LVDS86ADGG.A
廠商型號(hào)

SN75LVDS86ADGG.A

功能描述

FlatLink? RECEIVER

絲印標(biāo)識(shí)

SN75LVDS86A

封裝外殼

TSSOP

文件大小

518.549 Kbytes

頁(yè)面數(shù)量

22 頁(yè)

生產(chǎn)廠商

TI2

中文名稱

德州儀器

網(wǎng)址

網(wǎng)址

數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-9-1 17:12:00

人工找貨

SN75LVDS86ADGG.A價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

SN75LVDS86ADGG.A規(guī)格書(shū)詳情

3:21 Data Channel Expansion at up to

178.5 Mbytes/s Throughput

Suited for SVGA, XGA, or SXGA Display

Data Transmission From Controller to

Display With Very Low EMI

Three Data Channels and Clock

Low-Voltage Differential Channels In and

21 Data and Clock Low-Voltage TTL

Channels Out

Operates From a Single 3.3-V Supply

Tolerates 4-kV HBM ESD

Packaged in Thin Shrink Small-Outline

Package (TSSOP) With 20-Mil Terminal

Pitch

Consumes Less Than 1 mW When Disabled

Wide Phase-Lock Input Frequency Range

of 31 MHz to 68 MHz

No External Components Required for PLL

Inputs Meet or Exceed the Standard

Requirements of ANSI EIA/TIA-644

Standard

Improved Replacement for the DS90C364

and SN75LVDS86

Improved Jitter Tolerance

See SN65LVDS86A-Q1 Data Sheet for

Information About the Automotive

Qualified Version

description

The SN65LVDS86A/SN75LVDS86A FlatLink receiver contains three serial-in 7-bit parallel-out shift registers

and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions

allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, ’83, ’84, or ’85, over

four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data

at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input

clock (CLKIN) rate. The data is then unloaded to a 21-bit-wide LVTTL parallel bus at the CLKIN rate. The

’LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).

The ’LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The

data bus appears the same at the input to the transmitter and output of the receiver with the data transmission

transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN)

active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level

on this signal clears all internal registers to a low level.

The SN75LVDS86A is characterized for operation over ambient free-air temperatures of 0C to 70C. The

SN65LVDS86A is characterized for operation over the full Automotive temperature range of ?40°C to 125°C.

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
TI
08+
TSSOP48
20
普通
詢價(jià)
TI
ROHS+Original
NA
22904
專業(yè)電子元器件供應(yīng)鏈/QQ 350053121 /正納電子
詢價(jià)
TI
23+
NA
11800
專業(yè)電子元器件供應(yīng)鏈正邁科技特價(jià)代理特價(jià),原裝元器件供應(yīng),支持開(kāi)發(fā)樣品
詢價(jià)
TI
24+
TSSOP
6232
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢(shì)庫(kù)存!
詢價(jià)
TI(德州儀器)
24+
TSSOP486.1mm
7350
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!!
詢價(jià)
TI/德州儀器
23+
TSSOP
6000
專業(yè)配單保證原裝正品假一罰十
詢價(jià)
TI
22+
NA
500000
萬(wàn)三科技,秉承原裝,購(gòu)芯無(wú)憂
詢價(jià)
TI/德州儀器
22+
TSSOP
12245
現(xiàn)貨,原廠原裝假一罰十!
詢價(jià)
TI
25+
TSSOP
2987
只售原裝自家現(xiàn)貨!誠(chéng)信經(jīng)營(yíng)!歡迎來(lái)電!
詢價(jià)
TI/TEXAS
23+
原廠封裝
8931
詢價(jià)