- IC/元器件
- PDF資料
- 商情資訊
- 絲印反查
首頁>RMQSDA3618DGBA-182>規(guī)格書詳情
RMQSDA3618DGBA-182數(shù)據(jù)手冊(cè)Renesas中文資料規(guī)格書

廠商型號(hào) |
RMQSDA3618DGBA-182 |
功能描述 | 36-Mbit QDR? II+ SRAM 4-word Burst Architecture (2.5 Cycle Read latency) with ODT |
制造商 | Renesas Renesas Technology Corp |
中文名稱 | 瑞薩 瑞薩科技有限公司 |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-8-9 17:39:00 |
人工找貨 | RMQSDA3618DGBA-182價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
RMQSDA3618DGBA-182規(guī)格書詳情
描述 Description
The RMQSDA3636DGBA is a 1, 048, 576-word by 36-bit and the RMQSDA3618DGBA is a 2, 097, 152-word by 18-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, High-Speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.
特性 Features
? Power Supply 1.8 V for core (VDD), 1.4 V to VDD for I/O (VDDQ)
? Clock Fast clock cycle time for high bandwidth Two input clocks (K and /K) for precise DDR timing at clock rising edges only Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems Clock-stop capability with μs restart
? I/O Separate independent read and write data ports with concurrent transactions 100% bus utilization DDR read and write operation HSTL I/O User programmable output impedance PLL circuitry for wide output data valid window and future frequency scaling Data valid pin (QVLD) to indicate valid data on the output
? Function Four-tick burst for reduced address frequency Internally self-timed write control Simple control logic for easy depth expansion JTAG 1149.1 compatible test access port
? Package 165 FBGA package (13 x 15 x 1.4 mm)
技術(shù)參數(shù)
- 制造商編號(hào)
:RMQSDA3618DGBA-182
- 生產(chǎn)廠家
:Renesas
- Density (Kb)
:36000
- Data Width (bits)
:18000
- Burst Length (Words)
:4
- Read Latency (Clock)
:2.5
- MIN Frequency (MHz)
:250
- Frequency (Max) (MHz)
:550