首頁>RMQCHA3618DGBA-222>規(guī)格書詳情
RMQCHA3618DGBA-222數據手冊Renesas中文資料規(guī)格書
RMQCHA3618DGBA-222規(guī)格書詳情
描述 Description
The RMQCHA3636DGBA is a 1, 048, 576-word by 36-bit and the RMQCHA3618DGBA is a 2, 097, 152-word by 18-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, High-Speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.
特性 Features
? Power Supply 1.8 V for core (VDD), 1.4 V to VDD for I/O (VDDQDDQ)
? Clock Fast clock cycle time for high bandwidth Two input clocks (K and /K) for precise DDR timing at clock rising edges only Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems Clock-stop capability with μs restart
? I/O Common data input/output bus Pipelined double data rate operation HSTL I/O User programmable output impedance PLL circuitry for wide output data valid window and future frequency scaling Data valid pin (QVLD) to indicate valid data on the output
? Function Two-tick burst for low DDR transaction size Internally self-timed write control Simple control logic for easy depth expansion JTAG 1149.1 compatible test access port
? Package 165 FBGA package (13 x 15 x 1.4 mm)
技術參數
- 制造商編號
:RMQCHA3618DGBA-222
- 生產廠家
:Renesas
- Density (Kb)
:36000
- Data Width (bits)
:18000
- Burst Length (Words)
:2
- Read Latency (Clock)
:2
- MIN Frequency (MHz)
:250
- Frequency (Max) (MHz)
:450