DEVICE OVERVIEW

This document contains device-s PIC32MX1XX/2XX devices.

Operating Conditions

? 2.3V to 3.6V, -40oC to +105oC, DC to 40 MHz

Core: 40 MHz MIPS32? M4K?

? MIPS16e? mode for up to 40 smaller code size

? 1.56 DMIPS/MHz (Dhrystone 2.1) performance

? Code-efficient (C and Assembly) architecture

? Single-cycle (MAC) 32x16 and two-cycle 32x32 multiply

Clock Management

? 0.9 internal oscillator

? Programmable PLLs and oscillator clock sources

? Fail-Safe Clock Monitor (FSCM)

? Independent Watchdog Timer

? Fast wake-up and start-up

Power Management

? Low-power management modes (Sleep, Idle)

? Integrated Power-on Reset and Brown-out Reset

? 0.5 mA/MHz dynamic current (typical)

? 20 μA IPD current (typical)

Audio Interface Features

? Data communication: I2S, LJ, RJ, DSP modes

? Control interface: SPI and I2C?

? Master clock:

- Generation of fractional clock frequencies

- Can be synchronized with USB clock

- Can be tuned in run-time

Advanced Analog Features

? ADC Module:

- 10-bit 1.1 Msps rate with one S&H

- Up to 10 analog inputs on 28-pin devices and 13 analog inputs on 44-pin devices

? Flexible and independent ADC trigger sources

? Charge Time Measurement Unit (CTMU):

- Supports mTouch? capacitive touch sensing

- Provides high-resolution time measurement (1 ns)

- On-chip temperature measurement capability

? Comparators:

- Up to three Analog Comparator modules

- Programmable references with 32 voltage points

Timers/Output Compare/Input Capture

? Five General Purpose Timers:

- Five 16-bit and up to two 32-bit Timers/Counters

? Five Output Compare (OC) modules

? Five Input Capture (IC) modules

? Peripheral Pin Select (PPS) to allow function remap

? Real-Time Clock and Calendar (RTCC) module

Communication Interfaces

? USB 2.0-compliant Full-speed OTG controller

? Two UART modules (10 Mbps)

- Supports LIN 2.0 protocols and IrDA? support

? Two 4-wire SPI modules (20 Mbps)

? Two I2C modules (up to 1 Mbaud) with SMBus support

? Peripheral Pin Select (PPS) to allow function remap

? Parallel Master Port (PMP)

Direct Memory Access (DMA)

? Four channels of hardware DMA with automatic data size detection

? Two additional channels dedicated for USB

? Programmable Cyclic Redundancy Check (CRC)

Input/Output

? 15 mA source/sink on all I/O pins

? 5V-tolerant pins

? Selectable open drain, pull-ups, and pull-downs

? External interrupts on all I/O pins

Qualification and Class B Support

? AEC-Q100 REVG (Grade 2 -40oC to +105oC) planned

? Class B Safety Library, IEC 60730

Debugger Development Support

? In-circuit and in-application programming

? 4-wire MIPS? Enhanced JTAG interface

? Unlimited program and six complex data breakpoints

? IEEE 1149.2-compatible (JTAG) boundary scan