首頁>IS61SP6464-8PQI>規(guī)格書詳情
IS61SP6464-8PQI中文資料北京矽成數(shù)據(jù)手冊PDF規(guī)格書

廠商型號 |
IS61SP6464-8PQI |
功能描述 | 64K x 64 SYNCHRONOUS PIPELINE STATIC RAM |
文件大小 |
119.41 Kbytes |
頁面數(shù)量 |
20 頁 |
生產(chǎn)廠商 | ISSI |
中文名稱 | 北京矽成 |
網(wǎng)址 | |
數(shù)據(jù)手冊 | |
更新時(shí)間 | 2025-8-9 16:20:00 |
人工找貨 | IS61SP6464-8PQI價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書
更多IS61SP6464-8PQI規(guī)格書詳情
DESCRIPTION
The ISSI IS61SP6464 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high performance, secondary cache for the i486?, Pentium?, 680X0?, and PowerPC? microprocessors. It is organized as 65,536 words by 64 bits, fabricated with ISSIs advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.
FEATURES
? Fast access time:
– 133, 117, 100 MHz; 6 ns (83 MHz);
7 ns (75 MHz); 8 ns (66 MHz)
? Internal self-timed write cycle
? Individual Byte Write Control and Global Write
? Clock controlled, registered address, data and control
? Pentium? or linear burst sequence control using MODE input
? Five chip enables for simple depth expansion and address pipelining
? Common data inputs and data outputs
? Power-down control by ZZ input
? JEDEC 128-Pin TQFP 14mm x 20mm package
? Single +3.3V power supply
? Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
These control pins can be connected to GNDQ or VCCQ to alter their power-up state