最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CDC2351

型號(hào)：CDC2351DWR.B；Package：SOIC；1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS

LowOutputSkew,LowPulseSkewfor Clock-DistributionandClock-Generation Applications Operatesat3.3-VVCC LVTTL-CompatibleInputsandOutputs SupportsMixed-ModeSignalOperation (5-VInputandOutputVoltagesWith3.3-V VCC) DistributesOneClockInputtoTenOutputs OutputsHaveIn

CDC2351

型號(hào)：CDC2351DWRG4；Package：SOIC；1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS

LowOutputSkew,LowPulseSkewfor Clock-DistributionandClock-Generation Applications Operatesat3.3-VVCC LVTTL-CompatibleInputsandOutputs SupportsMixed-ModeSignalOperation (5-VInputandOutputVoltagesWith3.3-V VCC) DistributesOneClockInputtoTenOutputs OutputsHaveIn

CDC2536

型號(hào)：CDC2536DB；Package：SSOP；3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

FEATURES ·LowOutputSkewforClock-Distributionand Clock-GenerationApplications ·Operatesat3.3-VVCC ·DistributesOneClockInputtoSixOutputs ·OneSelectInputConfiguresThreeOutputsto OperateatOne-HalforDoubletheInput Frequency ·NoExternalRCNetworkRequired ·On-

CDC2536

型號(hào)：CDC2536DBR；Package：SSOP；3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

FEATURES ·LowOutputSkewforClock-Distributionand Clock-GenerationApplications ·Operatesat3.3-VVCC ·DistributesOneClockInputtoSixOutputs ·OneSelectInputConfiguresThreeOutputsto OperateatOne-HalforDoubletheInput Frequency ·NoExternalRCNetworkRequired ·On-

CDC2536

型號(hào)：CDC2536DBR.B；Package：SSOP；3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

FEATURES ·LowOutputSkewforClock-Distributionand Clock-GenerationApplications ·Operatesat3.3-VVCC ·DistributesOneClockInputtoSixOutputs ·OneSelectInputConfiguresThreeOutputsto OperateatOne-HalforDoubletheInput Frequency ·NoExternalRCNetworkRequired ·On-

CDC318A

型號(hào)：CDC318ADL；Package：SSOP；1-LINE TO 18-LINE CLOCK DRIVER WITH 12C CONTROL INTERFACE

High-Speed,Low-Skew1-to-18ClockBuffer forSynchronousDRAM(SDRAM)Clock BufferingApplications OutputSkew,tsk(o),LessThan250ps PulseSkew,tsk(p),LessThan500ps SupportsuptoFourUnbufferedSDRAM DualInlineMemoryModules(DIMMs) I2CSerialInterfaceProvidesIndividual En

CDC318A

型號(hào)：CDC318ADL.B；Package：SSOP；1-LINE TO 18-LINE CLOCK DRIVER WITH 12C CONTROL INTERFACE

High-Speed,Low-Skew1-to-18ClockBuffer forSynchronousDRAM(SDRAM)Clock BufferingApplications OutputSkew,tsk(o),LessThan250ps PulseSkew,tsk(p),LessThan500ps SupportsuptoFourUnbufferedSDRAM DualInlineMemoryModules(DIMMs) I2CSerialInterfaceProvidesIndividual En

CDC318A

型號(hào)：CDC318ADLG4；Package：SSOP；1-LINE TO 18-LINE CLOCK DRIVER WITH 12C CONTROL INTERFACE

High-Speed,Low-Skew1-to-18ClockBuffer forSynchronousDRAM(SDRAM)Clock BufferingApplications OutputSkew,tsk(o),LessThan250ps PulseSkew,tsk(p),LessThan500ps SupportsuptoFourUnbufferedSDRAM DualInlineMemoryModules(DIMMs) I2CSerialInterfaceProvidesIndividual En

CDC318A

型號(hào)：CDC318ADLR；Package：SSOP；1-LINE TO 18-LINE CLOCK DRIVER WITH 12C CONTROL INTERFACE

High-Speed,Low-Skew1-to-18ClockBuffer forSynchronousDRAM(SDRAM)Clock BufferingApplications OutputSkew,tsk(o),LessThan250ps PulseSkew,tsk(p),LessThan500ps SupportsuptoFourUnbufferedSDRAM DualInlineMemoryModules(DIMMs) I2CSerialInterfaceProvidesIndividual En

CDC318A

型號(hào)：CDC318ADLR.B；Package：SSOP；1-LINE TO 18-LINE CLOCK DRIVER WITH 12C CONTROL INTERFACE

High-Speed,Low-Skew1-to-18ClockBuffer forSynchronousDRAM(SDRAM)Clock BufferingApplications OutputSkew,tsk(o),LessThan250ps PulseSkew,tsk(p),LessThan500ps SupportsuptoFourUnbufferedSDRAM DualInlineMemoryModules(DIMMs) I2CSerialInterfaceProvidesIndividual En