描述 Description

The ZL30163 is a dual channel Network Synchronization Clock Translator combining two programmable DPLLs / NCOs with four programmable synthesizers.The device is a fully compliant SEC (G.813) and EEC (6.8262) flexible rate conversion DPLL.? It is capable of accepting or generating any frequency from 1Hz to 750MHz on up to eleven input references and up to sixteen output clocks.

Click here for secure documentation

特性 Features

? Fully compliant SEC (G.813) and EEC (G.8262) flexible rate conversion Digital Phase Locked Loop (DPLL)
? Two independent, programmable DPLLs/Numerically Controlled Oscillators (NCOs) synchronizae to any clock rate from 1Hz to 750MHz
? Four programmable synthesizers generate any clock rate from 1Hz to 750MHz with maximum jitter below 0.62 ps rms
? Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FEC rates
? Digital PLLs filter jitter from 0.1mHz up to 1kHz
? Programmable DPLLs can synchronize to sync pulse and sync pulse/clock pair
? Automatic hitless reference switching and digital holdover on reference fail
? Reference inputs:
? - Nine reference inputs configurable as single ended or differential
? - Two additional single ended reference inputs
? Any Output Frequency:
? - Eight LVPECL output clocks
? - Eight LVCMOS output clocks
? Up to four unique customer defined default configurations, including input/output frequencies, are available via OTP (One Time Programmable) memory
? Easy Configuration and dynamic programming via SPI/I2C interface
? Operates from a single crystal resonator or clock oscillator

簡介

ZL30163屬于集成電路（IC）的應(yīng)用特定時鐘/定時。由制造生產(chǎn)的ZL30163應(yīng)用特定時鐘/定時專用時鐘和計時 IC（集成電路）產(chǎn)品族中的產(chǎn)品主要用于執(zhí)行與時間或頻率信息生成和分配相關(guān)的各種操作，適合的設(shè)計環(huán)境較特定，例如 AMD 和 Intel 的中央處理單元 (CPU) 或圖形處理單元 (GPU)、DVD 音頻設(shè)備、藍光光盤播放器、以太網(wǎng)設(shè)備、PCIe、SATA、光纖通道接口、車載娛樂總線等。