首頁>UR5596L-S08-R>規(guī)格書詳情
UR5596L-S08-R中文資料友順數(shù)據(jù)手冊PDF規(guī)格書
UR5596L-S08-R規(guī)格書詳情
DESCRIPTION
The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to provide excellent response to the load transients, and can deliver 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination.
FEATURES
* Source and sink current
* Low output voltage offset
* No external resistors required
* Linear topology
* Suspend To Ram (STR) functionality
* Low external component count
* Thermal shutdown protection
產(chǎn)品屬性
- 型號：
UR5596L-S08-R
- 制造商：
UTC-IC
- 制造商全稱：
UTC-IC
- 功能描述：
DDR TERMINATION REGULATOR
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
UTC |
24+ |
SOP-8 |
28500 |
一級代理原裝現(xiàn)貨假一罰十 |
詢價 | ||
UTC/友順 |
25+ |
NA |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價 | ||
UTC/友順 |
23+ |
SOP8 |
15000 |
全新原裝現(xiàn)貨,價格優(yōu)勢 |
詢價 | ||
UTC/友順 |
24+ |
NA/ |
3280 |
原裝現(xiàn)貨,當(dāng)天可交貨,原型號開票 |
詢價 | ||
UTC/友順 |
2223+ |
SOP-8 |
26800 |
只做原裝正品假一賠十為客戶做到零風(fēng)險 |
詢價 | ||
USAR |
20+ |
QFP |
500 |
樣品可出,優(yōu)勢庫存歡迎實單 |
詢價 | ||
UTC/友順 |
2450+ |
SOP8 |
6540 |
只做原廠原裝正品終端客戶免費申請樣品 |
詢價 | ||
UNK |
24+ |
QFP32 |
3000 |
全新原裝現(xiàn)貨 優(yōu)勢庫存 |
詢價 | ||
UTC |
WRC7 |
2 |
公司優(yōu)勢庫存 熱賣中! |
詢價 | |||
UTC/友順 |
2403+ |
SOP-8 |
11809 |
原裝現(xiàn)貨!歡迎隨時咨詢! |
詢價 |
