最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

SY10E167

6-BIT 2:1 MUX-REGISTER

DESCRIPTION TheSY10/100E167offersix2:1multiplexersfollowedbyDflip-flopswithsingle-endedoutputs,designedforuseinnew,high-performanceECLsystems. FEATURES ■1000MHzmin.operatingfrequency ■Extended100EVEErangeof–4.2Vto–5.5V ■800psmax.clocktooutput ■Single-en

SY10E167

Flip Flops, Registers Products; ·1000MHz min. operating frequency\n·Extended 100E VEE?range of –4.2V to –5.5V\n·800ps max. clock to output\n·Single-ended outputs\n·Asynchronous Master Reset\n·Dual clocks\n·Fully compatible with industry standard 10KH, 100K ECL levels\n·Internal 75KΩ input pulldown resistors\n·ESD protection of 2000V\n·Fully compatible with Motorola MC10E/100E167\n·Available in 28-pin PLCC package;

The SY10/100E167 offers six 2:1 multiplexers followed by D flip-flops with single-ended outputs, designed for use in new, high-performance ECL systems. The Select (SEL) control allows one of the two data inputs to the multiplexer to pass through. The two external clock signals (CLK1, CLK2) are gated through a logical OR operation before use as control for the six flip-flops. The selected data are transferred to the flip-flops on the rising edge of CLK1 or CLK2 (or both).The multiplexer operation is controlled by the Select (SEL) signal which selects one of the two bits of input data at each mux to be passed through.When a logic HIGH is applied to the Master Reset (MR) signal, it operates asychronously to take all outputs Q to a logic LOW.

SY10E167JC

6-BIT 2:1 MUX-REGISTER

DESCRIPTION TheSY10/100E167offersix2:1multiplexersfollowedbyDflip-flopswithsingle-endedoutputs,designedforuseinnew,high-performanceECLsystems. FEATURES ■1000MHzmin.operatingfrequency ■Extended100EVEErangeof–4.2Vto–5.5V ■800psmax.clocktooutput ■Single-en

SY10E167JCTR

6-BIT 2:1 MUX-REGISTER

DESCRIPTION TheSY10/100E167offersix2:1multiplexersfollowedbyDflip-flopswithsingle-endedoutputs,designedforuseinnew,high-performanceECLsystems. FEATURES ■1000MHzmin.operatingfrequency ■Extended100EVEErangeof–4.2Vto–5.5V ■800psmax.clocktooutput ■Single-en

SY10E167JC-TR

Package：28-LCC（J 形引線）；包裝：管件 類別：集成電路（IC） 信號(hào)開關(guān)，多路復(fù)用器，解碼器 描述：IC MULTIPLEXER 6 X 2:1 28PLCC

SY10E167JZ

Package：28-LCC（J 形引線）；包裝：管件 類別：集成電路（IC） 信號(hào)開關(guān)，多路復(fù)用器，解碼器 描述：IC MULTIPLEXER 6 X 2:1 28PLCC

SY10E167JZ-TR

Package：28-LCC（J 形引線）；包裝：管件 類別：集成電路（IC） 信號(hào)開關(guān)，多路復(fù)用器，解碼器 描述：IC MULTIPLEXER 6 X 2:1 28PLCC