最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

SY100EL15L

3.3V 1:4 CLOCK DISTRIBUTION

DESCRIPTION TheSY100EL15Lisalowskew1:4clockdistributionICdesignedexplicitlyforlowskewclockdistributionapplications.Thedevicecanbedrivenbyeitheradifferentialorsingle-endedECLor,ifpositivepowersuppliesareused,PECLinputsignal.Ifasingle-endedinputistobeu

SY100EL15L

Buffers; ? 3.3V power supply\n? 50ps output-to-output skew\n? Low power\n? Synchronous enable/disable\n? Multiplexed clock input\n? 75KΩ internal input pull-down resistors\n? Available in 16-pin SOIC package;

The SY100EL15L is a low skew 1:4 clock distribution IC designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. If a single-ended input is to be used the VBB?output should be connected to the CLK input and bypassed to ground via a 0.01μF capacitor. The VBB?output is designed to act as the switching reference for the input of the EL15 under singleended input conditions. As a result, this pin can only source/sink up to 0.5mA of current.\n\n\n\nThe EL15 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pull-down resistor) the SEL pin will select the differential clock input.The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/ disabled as can happen with an asynchronous control.The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input. When both differential inputs are left open, CLK input will pull down to VEE?and CLK input will bias around VCC/2.

SY100EL15L

3.3V 1:4 CLOCK DISTRIBUTION

SY100EL15LZC

3.3V 1:4 CLOCK DISTRIBUTION

DESCRIPTION TheSY100EL15Lisalowskew1:4clockdistributionICdesignedexplicitlyforlowskewclockdistributionapplications.Thedevicecanbedrivenbyeitheradifferentialorsingle-endedECLor,ifpositivepowersuppliesareused,PECLinputsignal.Ifasingle-endedinputistobeu

SY100EL15LZCTR

3.3V 1:4 CLOCK DISTRIBUTION

DESCRIPTION TheSY100EL15Lisalowskew1:4clockdistributionICdesignedexplicitlyforlowskewclockdistributionapplications.Thedevicecanbedrivenbyeitheradifferentialorsingle-endedECLor,ifpositivepowersuppliesareused,PECLinputsignal.Ifasingle-endedinputistobeu

SY100EL15LZCTR

3.3V 1:4 CLOCK DISTRIBUTION

DESCRIPTION TheSY100EL15Lisalowskew1:4clockdistributionICdesignedexplicitlyforlowskewclockdistributionapplications.Thedevicecanbedrivenbyeitheradifferentialorsingle-endedECLor,ifpositivepowersuppliesareused,PECLinputsignal.Ifasingle-endedinputistobeu

SY100EL15L_06

3.3V 1:4 CLOCK DISTRIBUTION

SY100EL15LZC

3.3V 1:4 CLOCK DISTRIBUTION

SY100EL15LZCTR

3.3V 1:4 CLOCK DISTRIBUTION

SY100EL15LZG

3.3V 1:4 CLOCK DISTRIBUTION