最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

SY100E196

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

DESCRIPTION TheSY10/100E196areprogrammabledelaychips(PDCs)designedprimarilyforveryaccuratedifferentialECLinputedgeplacementapplications FEATURES ■Upto2nsdelayrange ■Extended100EVEErangeof–4.2Vto–5.5V ■≈20psdigitalstepresolution ■Linearinputfortighterres

SY100E196

Skew Management Products; ·Up to 2ns delay range\n·Extended 100E VEE?range of –4.2V to –5.5V\n·≈20ps/digital step resolution\n·Linear input for tighter resolution\n·>1GHz bandwidth\n·On-chip cascade circuitry\n·75kΩ input pulldown resistor\n·Fully compatible with Motorola MC10E/100E196\n·Available in 28-pin PLCC package;

The SY10/100E196 are programmable delay chips (PDCs) designed primarily for very accurate differential ECL input edge placement applications.The delay section consists of a chain of gates and a linear ramp delay adjustment organized as shown in the logic diagram. The first two delay elements feature gates that have been modified to have delays 1.25 and 1.5 times the basic gate delay of approximately 80ps. These two elements provide the E196 with a digitally-selectable resolution of approximately 20ps. The required device delay is selected by the seven address inputs D[0:6], which are latched on-chip by a high signal on the latch enable (LEN) control. If the LEN signal is either LOW or left floating, then the latch is transparent.The FTUNE input takes an analog coltage and applies it to an internal linear ramp for reducing the 20s resolution still further. The FTUNE input is what differentiates the E196 from the E195.An eighth latched input, D7, is provided for cascading multiple PDCs for increased programmable range. The cascade logic allows full control of multiple PDCs, at the expense of only a single added line to the data bus for each additional PDC, without the need for any external gating.

SY100E196

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

SY100E196JC

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

DESCRIPTION TheSY10/100E196areprogrammabledelaychips(PDCs)designedprimarilyforveryaccuratedifferentialECLinputedgeplacementapplications FEATURES ■Upto2nsdelayrange ■Extended100EVEErangeof–4.2Vto–5.5V ■≈20psdigitalstepresolution ■Linearinputfortighterres

SY100E196JCTR

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

DESCRIPTION TheSY10/100E196areprogrammabledelaychips(PDCs)designedprimarilyforveryaccuratedifferentialECLinputedgeplacementapplications FEATURES ■Upto2nsdelayrange ■Extended100EVEErangeof–4.2Vto–5.5V ■≈20psdigitalstepresolution ■Linearinputfortighterres

SY100E196JI

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

SY100E196JITR

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

SY100E196JY

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

SY100E196JYTR

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

SY100E196JC

Package：28-LCC（J 形引線）；包裝：卷帶（TR） 功能：可編程 類別：集成電路（IC） 延遲線 描述：IC DELAY LINE 7TAP PROG 28PLCC