首頁>SN74LVTH16952DLR>規(guī)格書詳情
SN74LVTH16952DLR集成電路(IC)的緩沖器驅(qū)動器接收器收發(fā)器規(guī)格書PDF中文資料

廠商型號 |
SN74LVTH16952DLR |
參數(shù)屬性 | SN74LVTH16952DLR 封裝/外殼為56-BSSOP(0.295",7.50mm 寬);包裝為卷帶(TR);類別為集成電路(IC)的緩沖器驅(qū)動器接收器收發(fā)器;產(chǎn)品描述:IC TXRX NON-INVERT 3.6V 56SSOP |
功能描述 | 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS |
絲印標識 | |
封裝外殼 | SSOP / 56-BSSOP(0.295",7.50mm 寬) |
文件大小 |
607.45 Kbytes |
頁面數(shù)量 |
17 頁 |
生產(chǎn)廠商 | TI2 |
中文名稱 | 德州儀器 |
網(wǎng)址 | |
數(shù)據(jù)手冊 | |
更新時間 | 2025-8-8 18:35:00 |
人工找貨 | SN74LVTH16952DLR價格和庫存,歡迎聯(lián)系客服免費人工找貨 |
相關芯片規(guī)格書
更多SN74LVTH16952DLR規(guī)格書詳情
SN74LVTH16952DLR屬于集成電路(IC)的緩沖器驅(qū)動器接收器收發(fā)器。由美國德州儀器公司制造生產(chǎn)的SN74LVTH16952DLR緩沖器,驅(qū)動器,接收器,收發(fā)器邏輯緩沖器、驅(qū)動器、接收器和收發(fā)器允許隔離對某個電路的邏輯信號的訪問,以用于另一電路。緩沖器將其輸入信號(不變或反相)傳遞到其輸出,并可能用于清除弱信號或驅(qū)動負載。在布爾邏輯仿真器中,緩沖器主要用于增加傳播延遲。邏輯接收器和收發(fā)器允許在數(shù)據(jù)總線之間進行隔離通信。
Members of the Texas Instruments
WidebusE Family
State-of-the-Art Advanced BiCMOS
Technology (ABT) Design for 3.3-V
Operation and Low Static-Power
Dissipation
Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V VCC)
Support Unregulated Battery Operation
Down to 2.7 V
Typical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25°C
Ioff and Power-Up 3-State Support Hot
Insertion
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
Distributed VCC and GND Pins Minimize
High-Speed Switching Noise
Flow-Through Architecture Optimizes PCB
Layout
Latch-Up Performance Exceeds 500 mA Per
JESD 17
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
Package Options Include Plastic Shrink
Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
description
The ’LVTH16952 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) VCC operation, but
with the capability to provide a TTL interface to a 5-V system environment.
These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored
in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable
(CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data
on either port.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
產(chǎn)品屬性
更多- 產(chǎn)品編號:
SN74LVTH16952DLR
- 制造商:
Texas Instruments
- 類別:
集成電路(IC) > 緩沖器,驅(qū)動器,接收器,收發(fā)器
- 系列:
74LVTH
- 包裝:
卷帶(TR)
- 邏輯類型:
收發(fā)器,非反相
- 每個元件位數(shù):
8
- 輸出類型:
三態(tài)
- 電流 - 輸出高、低:
32mA,64mA
- 電壓 - 供電:
2.7V ~ 3.6V
- 工作溫度:
-40°C ~ 85°C(TA)
- 安裝類型:
表面貼裝型
- 封裝/外殼:
56-BSSOP(0.295",7.50mm 寬)
- 供應商器件封裝:
56-SSOP
- 描述:
IC TXRX NON-INVERT 3.6V 56SSOP
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI |
23+ |
SSOP56 |
12700 |
買原裝認準中賽美 |
詢價 | ||
TI |
24+ |
SSOP56 |
30000 |
原裝正品公司現(xiàn)貨,假一賠十! |
詢價 | ||
TIBB |
24+ |
SSOP-5.. |
21 |
只做原裝,歡迎詢價,量大價優(yōu) |
詢價 | ||
TI/德州儀器 |
22+ |
SSOP56 |
9000 |
只有原裝,原裝,假一罰十 |
詢價 | ||
TI/德州儀器 |
2450+ |
SSOP56 |
6540 |
只做原裝正品假一賠十為客戶做到零風險!! |
詢價 | ||
TI |
23+ |
SSOP56 |
25630 |
原裝正品 |
詢價 | ||
TI/德州儀器 |
23+ |
SSOP56 |
11200 |
原廠授權一級代理、全球訂貨優(yōu)勢渠道、可提供一站式BO |
詢價 | ||
TI |
21+ |
SSOP56 |
10000 |
只做原裝,質(zhì)量保證 |
詢價 | ||
TI |
23+ |
SSOP56 |
12800 |
正規(guī)渠道,只有原裝! |
詢價 | ||
TI/德州儀器 |
25+ |
原廠封裝 |
10280 |
原廠授權代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源! |
詢價 |