首頁>SN74LVTH16374DLR.Z>規(guī)格書詳情
SN74LVTH16374DLR.Z中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書

廠商型號 |
SN74LVTH16374DLR.Z |
功能描述 | 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS |
文件大小 |
1.01495 Mbytes |
頁面數(shù)量 |
19 頁 |
生產(chǎn)廠商 | Texas Instruments |
企業(yè)簡稱 |
TI2【德州儀器】 |
中文名稱 | 美國德州儀器公司官網(wǎng) |
原廠標(biāo)識 | TI2 |
數(shù)據(jù)手冊 | |
更新時間 | 2025-8-5 23:00:00 |
人工找貨 | SN74LVTH16374DLR.Z價格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書
更多- SN74LVTH16373GRDR
- SN74LVTH16373ZQLR
- SN74LVTH16374DGGR
- SN74LVTH16374DL
- SN74LVTH16374
- SN74LVTH16374DLR
- SN74LVTH16374DLR
- SN74LVTH16373ZRDR
- SN74LVTH16374DLG4
- SN74LVTH16374DLR
- SN74LVTH16373GRDR
- SN74LVTH16373ZQLR
- SN74LVTH16373ZRDR
- SN74LVTH16374DGGR
- SN74LVTH16374DLR
- SN74LVTH16374DL
- SN74LVTH16374DLR
- SN74LVTH16373GRDR
SN74LVTH16374DLR.Z規(guī)格書詳情
FEATURES
· Members of the Texas Instruments Widebus?
Family
· State-of-the-Art Advanced BiCMOS
Technology (ABT) Design for 3.3-V Operation
and Low Static-Power Dissipation
· Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V VCC)
· Support Unregulated Battery Operation Down
to 2.7 V
· Typical VOLP (Output Ground Bounce) <0.8 V at
VCC = 3.3 V, TA = 25°C
· Ioff and Power-Up 3-State Support Hot Insertion
· Bus Hold on Data Inputs Eliminates the Need
for External Pullup/Pulldown Resistors
· Distributed VCC and GND Pins Minimize
High-Speed Switching Noise
· Flow-Through Architecture Optimizes PCB
Layout
· Latch-Up Performance Exceeds 500 mA Per
JESD 17
· ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
DESCRIPTION/ORDERING INFORMATION
The 'LVTH16374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage
(3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These
devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working
registers.
These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock
(CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines
without need for interface or pullup components.
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors
with the bus-hold circuitry is not recommended.
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI(德州儀器) |
24+ |
SSOP48300mil |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!! |
詢價 | ||
TI(德州儀器) |
24+ |
SSOP48300mil |
2181 |
原裝現(xiàn)貨,免費(fèi)供樣,技術(shù)支持,原廠對接 |
詢價 | ||
TI |
2016+ |
BGA54 |
3900 |
只做原裝,假一罰十,公司可開17%增值稅發(fā)票! |
詢價 | ||
TI/德州儀器 |
23+ |
SSOP-48_300mil |
12700 |
買原裝認(rèn)準(zhǔn)中賽美 |
詢價 | ||
TI |
1725+ |
BGA |
6528 |
只做原裝正品現(xiàn)貨!或訂貨假一賠十! |
詢價 | ||
TI/德州儀器 |
23+ |
SSOP-48_300mil |
8080 |
正規(guī)渠道,只有原裝! |
詢價 | ||
TI/德州儀器 |
23+ |
BGA |
30000 |
原裝現(xiàn)貨,假一賠十. |
詢價 | ||
Texas Instruments |
25+ |
56-BGA Microstar Junior(7x4.5 |
9350 |
獨(dú)立分銷商 公司只做原裝 誠心經(jīng)營 免費(fèi)試樣正品保證 |
詢價 | ||
TI |
25+ |
BGA56 |
4500 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售! |
詢價 | ||
TI |
2020+ |
BGA56 |
800 |
百分百原裝正品 真實(shí)公司現(xiàn)貨庫存 本公司只做原裝 可 |
詢價 |