首頁>SN74LVTH16245ADL.B>規(guī)格書詳情
SN74LVTH16245ADL.B中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書

廠商型號 |
SN74LVTH16245ADL.B |
功能描述 | 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
文件大小 |
525.9 Kbytes |
頁面數(shù)量 |
21 頁 |
生產(chǎn)廠商 | TI2 |
中文名稱 | 德州儀器 |
網(wǎng)址 | |
數(shù)據(jù)手冊 | |
更新時(shí)間 | 2025-8-9 18:43:00 |
人工找貨 | SN74LVTH16245ADL.B價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書
更多- SN74LVTH16245ADL
- SN74LVTH16245ADGVR
- SN74LVTH16245ADL
- SN74LVTH16245ADL
- SN74LVTH16245ADGVR
- SN74LVTH16245ADGGR
- SN74LVTH16245ADL
- SN74LVTH16245ADGVR
- SN74LVTH16245ADGVR
- SN74LVTH16245ADGGR
- SN74LVTH16245ADL
- SN74LVTH16245ADGVR
- SN74LVTH16245ADGGR
- SN74LVTH16245ADGGR
- SN74LVTH16245ADL
- SN74LVTH16245ADGVR
- SN74LVTH16245ADGGR
- SN74LVTH16245ADGGR.Z
SN74LVTH16245ADL.B規(guī)格書詳情
FEATURES
· Members of the Texas Instruments Widebus?
Family
· State-of-the-Art Advanced BiCMOS
Technology (ABT) Design for 3.3-V Operation
and Low Static-Power Dissipation
· Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V VCC)
· Support Unregulated Battery Operation Down
to 2.7 V
· Typical VOLP (Output Ground Bounce) <0.8 V
at VCC = 3.3 V, TA = 25°C
· Distributed VCC and GND Pins Minimize
High-Speed Switching Noise
· Flow-Through Architecture Optimizes PCB
Layout
· Ioff and Power-Up 3-State Support Hot
Insertion
· Bus Hold on Data Inputs Eliminates the Need
for External Pullup/Pulldown Resistors
· Latch-Up Performance Exceeds 500 mA Per
JESD 17
· ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
DESCRIPTION/ORDERING INFORMATION
The 'LVTH16245A devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage
(3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.
The devices are designed for asynchronous communication between two data buses. The logic levels of the
direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port
outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to
the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are
activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level
applied to prevent excess ICC and ICCZ.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown
resistors with the bus-hold circuitry is not recommended.
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry
disables the outputs, preventing damaging current backflow through the devices when they are powered down.
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI |
03PB |
SSOP48 |
2145 |
全新原裝進(jìn)口自己庫存優(yōu)勢 |
詢價(jià) | ||
TI |
24+ |
SSOP-48 |
2789 |
全新原裝自家現(xiàn)貨!價(jià)格優(yōu)勢! |
詢價(jià) | ||
TI |
25+23+ |
24081 |
絕對原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢價(jià) | |||
TI |
25+ |
SSOP48 |
4500 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售! |
詢價(jià) | ||
TI |
03+ |
6 |
公司優(yōu)勢庫存 熱賣中! |
詢價(jià) | |||
TI |
2016+ |
SSOP48 |
6523 |
只做進(jìn)口原裝現(xiàn)貨!假一賠十! |
詢價(jià) | ||
TI |
24+ |
5000 |
自己現(xiàn)貨 |
詢價(jià) | |||
TI |
17+ |
SSOP48 |
6200 |
100%原裝正品現(xiàn)貨 |
詢價(jià) | ||
TI |
17+ |
SSOP48 |
24511 |
進(jìn)口原帶現(xiàn)貨 |
詢價(jià) | ||
TexasInstruments |
18+ |
ICBUSTRANSCVR16BIT48SSOP |
6800 |
公司原裝現(xiàn)貨/歡迎來電咨詢! |
詢價(jià) |