最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

SN74LVC574

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74LVC574A

具有三態(tài)輸出的八路邊沿觸發(fā)式 D 型觸發(fā)器; ? Operate From 1.65 V to 3.6 V\n? Inputs Accept Voltages to 5.5 V\n? Specified From -40°C to 85°C, -40°C to 125°C, and -55°C to 125°C\n? Max tpd of 7 ns at 3.3 V\n? Typical VOLP (Output Ground Bounce) ???CC = 3.3 V, TA = 25°C\n? Typical VOHV (Output VOH Undershoot) ???>2 V at VCC = 3.3 V, TA = 25°C\n? Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC)\n? Ioff Supports Partial-Power-Down Mode Operation\n? Latch-Up Performance Exceeds 250 mA Per JESD 17\n? ESD Protection Exceeds JESD 22 \n? 2000-V Human-Body Model (A114-A)\n? 200-V Machine Model (A115-A)\n? 1000-V Charged-Device Model (C101);

The SN54LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVC574A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.\n\n These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.\n\n On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.\n\n A buffered output-enable (OE)\\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.\n\n OE\\ does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.\n\n These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.\n\n To ensure the high-impedance state during power up or power down, OE\\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.\n\n Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

SN74LVC574A-EP

具有三態(tài)輸出的增強(qiáng)型產(chǎn)品八路邊邊沿觸發(fā)式 D 型觸發(fā)器; ? Controlled Baseline \n? One Assembly/Test Site, One Fabrication Site\n \n? Extended Temperature Performance of –40°C to 125°C\n? Enhanced Diminishing Manufacturing Sources (DMS) Support\n? Enhanced Product-Change Notification\n? Qualification Pedigree\n? Operates From 2 V to 3.6 V\n? Inputs Accept Voltages to 5.5 V\n? Max tpd of 7 ns at 3.3 V\n? Typical VOLP (Output Ground Bounce) ???CC = 3.3 V, TA = 25°C\n? Typical VOHV (Output VOH Undershoot) ???>2 V at VCC = 3.3 V, TA = 25°C\n? Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC)\n? Ioff Supports Partial-Power-Down Mode Operation\n Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.;

The SN74LVC574A-EP octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation. This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs. A buffered output-enable (OE)\\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. OE\\ does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.\n\n To ensure the high-impedance state during power up or power down, OE\\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of thIs device as a translator in a mixed 3.3-V/5-V system environment.\n\n The SN74LVC574A-EP octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation. This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs. A buffered output-enable (OE)\\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. OE\\ does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.\n\n To ensure the high-impedance state during power up or power down, OE\\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of thIs device as a translator in a mixed 3.3-V/5-V system environment.\n\n

SN74LVC574A

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC574A

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC574ADBLE

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC574ADBLE

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC574ADBR

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC574ADBR

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC574ADBRE4

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS