首頁>SN74LVC374A-Q1>規(guī)格書詳情
SN74LVC374A-Q1中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多SN74LVC374A-Q1規(guī)格書詳情
1FEATURES
· Qualified for Automotive Applications
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Operates From 2 V to 3.6 V
· Inputs Accept Voltages to 5.5 V
· Max tpd of 8.5 ns at 3.3 V
· Typical VOLP (Output Ground Bounce) < 0.8 V
at VCC = 3.3 V, TA = 25°C
· Typical VOHV (Output VOH Undershoot) > 2 V
at VCC = 3.3 V, TA = 25°C
· Supports Mixed-Mode Signal Operation on All
Ports (5-V Input/Output Voltage With 3.3-V VCC)
· Ioff Supports Partial-Power-Down Mode
Operation
DESCRIPTION/ORDERING INFORMATION
The SN74LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.
This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance
loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional
bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D)
inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in
a mixed 3.3-V/5-V system environment.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI/德州儀器 |
24+ |
NA/ |
1320 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
TI(德州儀器) |
24+ |
TSSOP20 |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費送樣,原廠技術(shù)支持!!! |
詢價 | ||
TI |
18+ |
N/A |
6000 |
主營軍工偏門料,國內(nèi)外都有渠道 |
詢價 | ||
TI |
1715+ |
SOP |
251156 |
只做原裝正品現(xiàn)貨假一賠十! |
詢價 | ||
Texas Instruments |
25+ |
20-SOIC |
9350 |
獨立分銷商 公司只做原裝 誠心經(jīng)營 免費試樣正品保證 |
詢價 | ||
TI/德州儀器 |
22+ |
TSSOP |
20000 |
原裝現(xiàn)貨,實單支持 |
詢價 | ||
TI |
2025+ |
SOIC-20 |
16000 |
原裝優(yōu)勢絕對有貨 |
詢價 | ||
TI |
24+ |
TSSOP-20 |
90000 |
一級代理商進口原裝現(xiàn)貨、假一罰十價格合理 |
詢價 | ||
TI |
22+ |
20SOIC |
9000 |
原廠渠道,現(xiàn)貨配單 |
詢價 | ||
TI |
23+ |
TSSOP |
8560 |
受權(quán)代理!全新原裝現(xiàn)貨特價熱賣! |
詢價 |