首頁(yè)>SN74LV595BMPWREP>規(guī)格書(shū)詳情
SN74LV595BMPWREP中文資料德州儀器數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
| 廠商型號(hào) |
SN74LV595BMPWREP |
| 功能描述 | SN74LV595B-EP Enhanced Product, 2-V to 5.5-V, Low-Noise, 8-bit Shift Register With 3-State Outputs |
| 絲印標(biāo)識(shí) | |
| 封裝外殼 | TSSOP |
| 文件大小 |
893.88 Kbytes |
| 頁(yè)面數(shù)量 |
26 頁(yè) |
| 生產(chǎn)廠商 | Texas Instruments |
| 企業(yè)簡(jiǎn)稱 |
TI1【德州儀器】 |
| 中文名稱 | 美國(guó)德州儀器公司官網(wǎng) |
| 原廠標(biāo)識(shí) |  |
| 數(shù)據(jù)手冊(cè) | |
| 更新時(shí)間 | 2025-8-3 15:20:00 |
| 人工找貨 | SN74LV595BMPWREP價(jià)格和庫(kù)存，歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書(shū)
更多SN74LV595BMPWREP規(guī)格書(shū)詳情
1 Features
? 2 V to 5.5 V VCC operation
? Supports mixed-mode voltage operation on all
ports
? Ioff supports partial-power-down mode operation
? Latch-up performance exceeds 250 mA
per JESD 17
? Operating ambient temperature: -55°C to +125°C
? Supports defense, aerospace, and medical
applications:
– Controlled baseline
– One assembly and test site
– One fabrication site
– Extended product life cycle
– Product traceability
2 Applications
? Output expansion
? LED matrix control
? 7-segment display control
3 Description
The SN74LV595B-EP contains an 8-bit serial-in,
parallel-out shift register that feeds an 8-bit D-type
storage register. The storage register has parallel 3-
state outputs. Separate clocks are provided for both
the shift and storage register. The shift register has
a direct overriding clear (SRCLR) input, serial (SER)
input, and a serial output for cascading. When the
output-enable (OE) input is high, all outputs except
QH' are in the high-impedance state.
The device is fully specified for partial-power-down
applications using Ioff. The Ioff circuitry disables
the outputs, preventing damaging current backflow
through the device when it is powered down.
