描述 Description

These devices contain two independent J-K\\ positive-edge-triggered flip-flops. A low level at the preset (PRE)\\ or clear (CLR)\\ inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\\ and CLR are inactive (high), data at the J and K\\ inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the J and K\\ inputs can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K\\ and tying J high. They also can perform as D-type flip-flops if J and K\\ are tied together.

特性 Features

? Wide Operating Voltage Range of 2 V to 6 V
? Low Input Current of 1 μA Max
? High-Current Outputs Drive Up To 10 LSTTL Loads
? Low Power Consumption, 40-μA Max ICC
? Typical tpd = 12 ns
? ±4-mA Output Drive at 5 V