- IC/元器件
- PDF資料
- 商情資訊
- 絲印反查
首頁>SN74AVC16334DGVR.B>規(guī)格書詳情
SN74AVC16334DGVR.B中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書
相關芯片規(guī)格書
更多SN74AVC16334DGVR.B規(guī)格書詳情
FEATURES
· Member of the Texas Instruments Widebus?
Family
· DOC? (Dynamic Output Control) Circuit
Dynamically Changes Output Impedance,
Resulting in Noise Reduction Without Speed
Degradation
· Dynamic Drive Capability Is Equivalent to
Standard Outputs With IOH and IOL of ±24 mA
at 2.5-V VCC
· Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
· Ioff Supports Partial-Power-Down Mode
Operation
· ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
· Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
DESCRIPTION
A Dynamic Output Control (DOC?) circuit is implemented, which, during the transition, initially lowers the output
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows
typical VOL vs IOL and VOH vs IOH curves to illustrate the output impedance and drive capability of the circuit. At
the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a
high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family
Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC?) Circuitry
Technology and Applications, literature number SCEA009.
This 16-bit universal bus driver is operational at 1.2-V to 3.6-V VCC, but is designed specifically for 1.65-V to
3.6-V VCC operation.
Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode
when the latch-enable (LE) input is low. When LE is high, the A data is latched if the clock (CLK) input is held at
a high or low logic level. If LE is high, the A data is stored in the latch/flip-flop on the low-to-high transition of
CLK. When OE is high, the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI/德州儀器 |
24+ |
NA/ |
6936 |
原廠直銷,現(xiàn)貨供應,賬期支持! |
詢價 | ||
TI(德州儀器) |
24+ |
TSSOP486.1mm |
7350 |
現(xiàn)貨供應,當天可交貨!免費送樣,原廠技術(shù)支持!!! |
詢價 | ||
TI/德州儀器 |
21+ |
TSSOP48 |
7500 |
只做原裝所有貨源可以追溯原廠 |
詢價 | ||
TI/德州儀器 |
1922+ |
TSSOP48 |
6852 |
只做原裝正品現(xiàn)貨!或訂貨假一賠十! |
詢價 | ||
TI/德州儀器 |
25+ |
25000 |
原廠原包 深圳現(xiàn)貨 主打品牌 假一賠百 可開票! |
詢價 | |||
TI |
22+ |
NA |
500000 |
萬三科技,秉承原裝,購芯無憂 |
詢價 | ||
TI/德州儀器 |
22+ |
TSSOP48 |
12245 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價 | ||
TI/德州儀器 |
23+ |
TSSOP48 |
12500 |
全新原裝現(xiàn)貨,假一賠十 |
詢價 | ||
TI |
25+23+ |
TSSOP48 |
44229 |
絕對原裝正品全新進口深圳現(xiàn)貨 |
詢價 | ||
TI |
24+ |
原廠原封 |
6523 |
進口原裝公司百分百現(xiàn)貨可出樣品 |
詢價 |