FEATURES

· Member of the Texas Instruments Widebus?

Family

· Optimized for 1.8-V Operation and Is 3.6-V I/O

Tolerant to Support Mixed-Mode Signal

Operation

· Ioff Supports Partial-Power-Down Mode

Operation

· Sub-1-V Operable

· Max tpd of 2 ns at 1.8 V

· Low Power Consumption, 20-mA Max ICC

· ±8-mA Output Drive at 1.8 V

· Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

· ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 16-bit transparent D-type latch is operational at

0.8-V to 2.7-V VCC, but is designed specifically for

1.65-V to 1.95-V VCC operation.

The SN74AUC16373 is particularly suitable for

implementing buffer registers, I/O ports, bidirectional

bus drivers, and working registers. The device can be

used as two 8-bit latches or one 16-bit latch. When

the latch-enable (LE) input is high, the Q outputs

follow the data (D) inputs. When LE is taken low, the

Q outputs are latched at the levels set up at the D

inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or

low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the

bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines

without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while

the outputs are in the high-impedance state.