最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

首頁 >SN74ALS86>規(guī)格書列表

零件型號(hào)下載 訂購功能描述制造商 上傳企業(yè)LOGO

SN74ALS86

4 通道、2 輸入、4.5V 至 5.5V 雙極 XOR(異或)門; ? Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs;

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean functions Y = A B or Y = A\\B + AB\\ in positive logic.A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.The SN54ALS86 and SN54AS86A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS86 and SN74AS86A are characterized for operation from 0°C to 70°C.??

TITexas Instruments

德州儀器美國德州儀器公司

SN74ALS86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

TITexas Instruments

德州儀器美國德州儀器公司

SN74ALS86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

TITexas Instruments

德州儀器美國德州儀器公司

SN74ALS86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

TITexas Instruments

德州儀器美國德州儀器公司

SN74ALS867A

SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

FullyProgrammableWithSynchronous CountingandLoading SN74ALS867Aand4AS867Have AsynchronousClear;SN74ALS869and 4AS869HaveSynchronousClear FullyIndependentClockCircuit SimplifiesUse Ripple-CarryOutputforn-BitCascading PackageOptionsIncludePlastic Small-Outline(DW)P

TI2Texas Instruments

德州儀器美國德州儀器公司

SN74ALS867A

同步 8 位加/減計(jì)數(shù)器; ? Fully Programmable With Synchronous Counting and Loading \n? SN74ALS867A and ′AS867 Have Asynchronous Clear; SN74ALS869 and ′AS869 Have Synchronous Clear \n? Fully Independent Clock Circuit Simplifies Use \n? Ripple-Carry Output for n-Bit Cascading \n? Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs;

These synchronous, presettable, 8-bit up/down counters feature internal-carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the count-enable (,) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the eight flip-flops on the rising (positive-going) edge of the clock waveform.These counters are fully programmable; they may be preset to any number between 0 and 255. The load-input circuitry allows parallel loading of the cascaded counters. Because loading is synchronous, selecting the load mode disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Two count-enable (and ) inputs and a ripple-carry () output are instrumental in accomplishing this function. Both and must be low to count. The direction of the count is determined by the levels of the select (S0, S1) inputs as shown in the function table. is fed forward to enable .thus enabled produces a low-level pulse while the count is zero (all outputs low) counting down or 255 counting up (all outputs high). This low-level overflow-carry pulse can be used to enable successive cascaded stages. Transitions atand are allowed regardless of the level of CLK. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.These counters feature a fully independent clock circuit. With the exception of the asynchronous clear on the SN74ALS867A and ′AS867, changes at S0 and S1 that modify the operating mode have no effect on the Q outputs until clocking occurs. For the ′AS867 and ′AS869, any time ENP\\ and/or ENT\\ is taken high,either goes or remains high. For the SN74ALS867A and SN74ALS869, any time is taken high,either goes or remains high. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.?The SN54AS867 and SN54AS869 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS867A, SN74ALS869, SN74AS867, and SN74AS869 are characterized for operation from 0°C to 70°C.??

TITexas Instruments

德州儀器美國德州儀器公司

SN74ALS867ADW

絲?。?a target="_blank" title="Marking" href="/als867a/marking.html">ALS867A;Package:SOIC;SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

FullyProgrammableWithSynchronous CountingandLoading SN74ALS867Aand4AS867Have AsynchronousClear;SN74ALS869and 4AS869HaveSynchronousClear FullyIndependentClockCircuit SimplifiesUse Ripple-CarryOutputforn-BitCascading PackageOptionsIncludePlastic Small-Outline(DW)P

TI2Texas Instruments

德州儀器美國德州儀器公司

SN74ALS867ADW.A

絲印:ALS867A;Package:SOIC;SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

FullyProgrammableWithSynchronous CountingandLoading SN74ALS867Aand4AS867Have AsynchronousClear;SN74ALS869and 4AS869HaveSynchronousClear FullyIndependentClockCircuit SimplifiesUse Ripple-CarryOutputforn-BitCascading PackageOptionsIncludePlastic Small-Outline(DW)P

TI2Texas Instruments

德州儀器美國德州儀器公司

SN74ALS869

SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

FullyProgrammableWithSynchronous CountingandLoading SN74ALS867Aand4AS867Have AsynchronousClear;SN74ALS869and 4AS869HaveSynchronousClear FullyIndependentClockCircuit SimplifiesUse Ripple-CarryOutputforn-BitCascading PackageOptionsIncludePlastic Small-Outline(DW)P

TI2Texas Instruments

德州儀器美國德州儀器公司

SN74ALS869

同步 8 位加/減計(jì)數(shù)器; ? Fully Programmable With Synchronous Counting and Loading \n? SN74ALS867A and ′AS867 Have Asynchronous Clear; SN74ALS869 and ′AS869 Have Synchronous Clear \n? Fully Independent Clock Circuit Simplifies Use \n? Ripple-Carry Output for n-Bit Cascading \n? Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs;

These synchronous, presettable, 8-bit up/down counters feature internal-carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the count-enable (,) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the eight flip-flops on the rising (positive-going) edge of the clock waveform.These counters are fully programmable; they may be preset to any number between 0 and 255. The load-input circuitry allows parallel loading of the cascaded counters. Because loading is synchronous, selecting the load mode disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Two count-enable (and ) inputs and a ripple-carry () output are instrumental in accomplishing this function. Both and must be low to count. The direction of the count is determined by the levels of the select (S0, S1) inputs as shown in the function table. is fed forward to enable .thus enabled produces a low-level pulse while the count is zero (all outputs low) counting down or 255 counting up (all outputs high). This low-level overflow-carry pulse can be used to enable successive cascaded stages. Transitions atand are allowed regardless of the level of CLK. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.These counters feature a fully independent clock circuit. With the exception of the asynchronous clear on the SN74ALS867A and ′AS867, changes at S0 and S1 that modify the operating mode have no effect on the Q outputs until clocking occurs. For the ′AS867 and ′AS869, any time ENP\\ and/or ENT\\ is taken high,either goes or remains high. For the SN74ALS867A and SN74ALS869, any time is taken high,either goes or remains high. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.?The SN54AS867 and SN54AS869 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS867A, SN74ALS869, SN74AS867, and SN74AS869 are characterized for operation from 0°C to 70°C.??

TITexas Instruments

德州儀器美國德州儀器公司

技術(shù)參數(shù)

  • Supply voltage (Min) (V):

    4.5

  • Supply voltage (Max) (V):

    5.5

  • Number of channels (#):

    4

  • Inputs per channel:

    2

  • IOL (Max) (mA):

    8

  • Input type:

    Bipolar

  • IOH (Max) (mA):

    -0.4

  • Output type:

    Push-Pull

  • Features:

    High speed (tpd 10- 50ns)

  • Data rate (Max) (Mbps):

    75

  • Rating:

    Catalog

  • Operating temperature range (C):

    0 to 70

供應(yīng)商型號(hào)品牌批號(hào)封裝庫存備注價(jià)格
TI
24+
PDIP|14
55200
免費(fèi)送樣原盒原包現(xiàn)貨一手渠道聯(lián)系
詢價(jià)
TI
24+
SOP-14P
170
詢價(jià)
TI德州儀器
22+
24000
原裝正品現(xiàn)貨,實(shí)單可談,量大價(jià)優(yōu)
詢價(jià)
TI
23+
QFP
5000
原裝正品,假一罰十
詢價(jià)
TI
24+
4897
絕對(duì)原裝!現(xiàn)貨熱賣!
詢價(jià)
TEXAS
24+
DIP14P
6868
原裝現(xiàn)貨,可開13%稅票
詢價(jià)
TI/TEXAS
23+
DIP-14
8931
詢價(jià)
TMS
06+
PDIP
1000
自己公司全新庫存絕對(duì)有貨
詢價(jià)
TI
94+
DIP24
3560
全新原裝進(jìn)口自己庫存優(yōu)勢(shì)
詢價(jià)
TI
24+/25+
1059
原裝正品現(xiàn)貨庫存價(jià)優(yōu)
詢價(jià)
更多SN74ALS86供應(yīng)商 更新時(shí)間2025-7-30 17:06:00