最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

SN74ACT2227

DUAL 64 × 1, DUAL 256 × 1 FIRST-IN, FIRST-OUT MEMORIES

DualIndependentFIFOsOrganizedas: 64Wordsby1BitEach–SN74ACT2227 256Wordsby1BitEach–SN74ACT2229 Free-RunningReadandWriteClocksCan BeAsynchronousorCoincidentonEach FIFO Input-ReadyFlagsSynchronizedtoWrite Clocks Output-ReadyFlagsSynchronizedtoRead Clocks

SN74ACT2227

64 x 1 x 2 雙獨(dú)立同步 FIFO 存儲器; ? Dual Independent FIFOs Organized as: 64 Words by 1 Bit Each - SN74ACT2227 256 Words by 1 Bit Each - SN74ACT2229? Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO? Input-Ready Flags Synchronized to Write Clocks? Output-Ready Flags Synchronized to Read Clocks? Half-Full and Almost-Full/Almost-Empty Flags? Support Clock Frequencies up to 60 MHz? Access Times of 9 ns? 3-State Data Outputs? Low-Power Advanced CMOS Technology? Packaged in 28-Pin SOIC Package;

The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial-data buffering applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip is arranged as 64 × 1 (SN74ACT2227) or 256 × 1 (SN74ACT2229) and has control signals and status flags for independent operation. Output flags for each FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE). Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the high-impedance state when its output-enable (1OE or 2OE) input is low. Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously. A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or fewer bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO. The SN74ACT2227 and SN74ACT2229 are characterized for operation from -40°C to 85°C. For more information on this device family, see the application reportFIFOs With a Word Width of One Bit (literature number SCAA006). \n

SN74ACT2227

DUAL 64 ? 1, DUAL 256 ? 1 FIRST-IN, FIRST-OUT MEMORIES

SN74ACT2227

DUAL 64 ? 1, DUAL 256 ? 1 FIRST-IN, FIRST-OUT MEMORIES

SN74ACT2227_15

DUAL 64 ? 1, DUAL 256 ? 1 FIRST-IN, FIRST-OUT MEMORIES

SN74ACT2227DW

DUAL 64 ? 1, DUAL 256 ? 1 FIRST-IN, FIRST-OUT MEMORIES

SN74ACT2227DW

DUAL 64 ? 1, DUAL 256 ? 1 FIRST-IN, FIRST-OUT MEMORIES

SN74ACT2227DW

Package：28-SOIC（0.295"，7.50mm 寬）；包裝：管件 功能：同步 類別：集成電路（IC） FIFO 存儲器 描述：IC DUAL 64X1 FIFO MEM 28-SOIC

SN74ACT2227DWR

Package：28-SOIC（0.295"，7.50mm 寬）；包裝：托盤 功能：同步 類別：集成電路（IC） FIFO 存儲器 描述：IC DUAL 64X1 FIFO MEM 28-SOIC