最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

SN65LVDT2

單路 LVDS 接收器; ? Meets or Exceeds the ANSI TIA/EIA-644 Standard\n? Designed for Signaling Rates1 up to:\n - 630 Mbps for Drivers\n? 400 Mbps for Receivers\n? Operates From a 2.4-V to 3.6-V Supply\n? Available in SOT-23 and SOIC Packages\n? Bus-Terminal ESD Exceeds 9 kV\n? Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV Into a 100-Ω Load\n? Propagation Delay Times\n - 1.7-ns Typical Driver\n? 2.5-ns Typical Receiver\n? Power Dissipation at 200 MHz\n - 25 mW Typical Driver\n? 60 mW Typical Receiver\n? LVDT Receiver Includes Line Termination\n? Low Voltage TTL (LVTTL) Level Driver Input Is 5-V Tolerant\n? Driver Is Output High-Impedance with VCC VCC;

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247 mV into a 100-Ω load at signaling rates up to 630 Mbps for drivers and 400 Mbps for receivers.\nWhen the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.\nThe SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.\n \n

SN65LVDT2

HIGH-SPEED DIFFERENTIAL LINE RECEIVER

SN65LVDT2

HIGH-SPEED DIFFERENTAIL LINE DRIVER/RECEIVERS

SN65LVDT2

HIGH-SPEED DIFFERENTIAL LINE DRIVER/RECEIVERS

SN65LVDT2

HIGH-SPEED DIFFERENTIAL LINE DRIVER/RECEIVERS

SN65LVDT2

High-Speed Differential Line Drivers and Receivers

SN65LVDT250

2.0Gbps 4x4 交叉點開關(guān); ? Greater Than 2.0 Gbps Operation\n? Nonblocking Architecture Allows Each Output to be Connected to Any Input\n? Pk.Pk Jitter: \n? 60 ps Typical at 2.0 Gbps\n? 110 ps Typical at 2.5 Gbps\n \n? Compatible With ANSI TIA/EIA-644-A LVDS Standard\n? Available Packaging 38-Pin TSSOP\n? 25 mV of Input Voltage Threshold Hysteresis\n? Propagation Delay Times: 800 ps Typical\n? Inputs Electrically Compatible With LVPECL, CML and LVDS Signal Levels\n? Operates From a Single 3.3-V Supply\n? Low Power: 110 mA Typical\n? Integrated 110- Line Termination Resistors Available With SN65LVDT250\n? APPLICATIONS \n? Clock Buffering/Clock Muxing\n? Wireless Base Stations\n? High-Speed Network Routing\n? Telecom/Datacom;

The SN65LVDS250 and SN65LVDT250 are 4x4 nonblocking crosspoint switches in a flow-through pin-out allowing for ease in PCB layout. Low-voltage differential signaling (LVDS) is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 4:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVDT250 incorporates 110- termination resistors for those applications where board space is a premium.\n\n The SN65LVDS250 and SN65LVDT250 are characterized for operation from ?40°C to 85°C.

SN65LVDT250

LVDS 4x4 CROSSPOINT SWITCH

SN65LVDT250

LVDS 4x4 CROSSPOINT SWITCH

SN65LVDT250DBT

LVDS 4x4 CROSSPOINT SWITCH