PLS173N數(shù)據(jù)手冊恩XP中文資料規(guī)格書
相關(guān)芯片規(guī)格書
更多PLS173N規(guī)格書詳情
描述 Description
DESCRIPTION
The PLS173 is a two-level logic element consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 12 inputs (I) and
10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 22 inputs to 10 outputs.FEATURES
? I/O propagation delay: 30ns (max.)
? 12 inputs
? 42 AND gates
? 10 OR gates
? 10 bidirectional I/O lines
? Active-High or -Low outputs
? 42 product terms:
– 32 logic terms
– 10 control terms
? Ni-Cr programmable links
? Input loading: –100μA (max.)
? Power dissipation: 750mW (typ.)
? 3-State outputs
? TTL compatibleAPPLICATIONS
? Random logic
? Code converters
? Fault detectors
? Function generators
? Address mapping
? Multiplexing
特性 Features
? I/O propagation delay: 30ns (max.)
? 12 inputs
? 42 AND gates
? 10 OR gates
? 10 bidirectional I/O lines
? Active-High or -Low outputs
? 42 product terms:
– 32 logic terms
– 10 control terms
? Ni-Cr programmable links
? Input loading: –100μA (max.)
? Power dissipation: 750mW (typ.)
? 3-State outputs
? TTL compatible
技術(shù)參數(shù)
- 型號:
PLS173N
- 功能描述:
Fuse-Programmable PLD
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
PHI |
1802+ |
DIP24 |
6528 |
只做原裝正品現(xiàn)貨,或訂貨假一賠十! |
詢價 | ||
PHILI |
22+ |
PDIP |
12245 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價 | ||
S |
23 |
DIP24 |
12500 |
一級代理 原裝現(xiàn)貨 價格優(yōu)勢 |
詢價 | ||
S |
24+ |
CDIP |
9630 |
我們只做原裝正品現(xiàn)貨!量大價優(yōu)! |
詢價 | ||
SIG |
24+ |
DIP |
12000 |
原裝正品 有掛就有貨 |
詢價 | ||
Sig |
24+ |
DIP |
80000 |
只做自己庫存 全新原裝進口正品假一賠百 可開13%增 |
詢價 | ||
SHARP |
22+ |
DIP24 |
3000 |
原裝正品,支持實單 |
詢價 | ||
PHI |
23+ |
NA |
364122 |
原廠授權(quán)一級代理,專業(yè)海外優(yōu)勢訂貨,價格優(yōu)勢、品種 |
詢價 | ||
PHI |
99+ |
DIP24 |
3215 |
全新原裝進口自己庫存優(yōu)勢 |
詢價 | ||
Sig |
90 |
5 |
公司優(yōu)勢庫存 熱賣中!! |
詢價 |