最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

首頁>PLL103-53XC>規(guī)格書詳情

PLL103-53XC中文資料PLL數(shù)據(jù)手冊PDF規(guī)格書

PLL103-53XC
廠商型號

PLL103-53XC

功能描述

DDR SDRAM Buffer with 5 DDR or 3 SDR/3 DDR DIMMS

文件大小

148.62 Kbytes

頁面數(shù)量

7

生產(chǎn)廠商

PLL

網(wǎng)址

網(wǎng)址

數(shù)據(jù)手冊

下載地址一下載地址二

更新時(shí)間

2025-8-6 21:09:00

人工找貨

PLL103-53XC價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨

PLL103-53XC規(guī)格書詳情

DESCRIPTIONS

The PLL103-53 is designed as a 3.3V/2.5V buffer to distribute high-speed clocks in PC applications. The device has 30 outputs. These outputs can be configured to support 4 unbuffered DDR (Double Data Rate) DIMMS or to support 3 unbuffered standard SDR (Single Data Rate) DIMMS and 2 DDR DIMMS. The PLL103-53 can be used in conjunction with the PLL202-14/-54 or similar clock synthesizer for the VIA Pro 266 chipset.

FEATURES

? Generates 30-output buffers from one input.

? Supports up to 4 DDR DIMMS or 3 SDR DIMMS and 2 DDR DIMMS.

? Supports 266MHz DDR SDRAM.

? One additional output for feedback.

? Less than 5ns delay.

? Skew between any outputs is less than 100 ps.

? 2.5V or 3.3V Supply range.

? Enhanced DDR and SDRAM Output Drive selected by I2C.

? Available in 56 pin SSOP.

產(chǎn)品屬性

  • 型號:

    PLL103-53XC

  • 制造商:

    PLL

  • 制造商全稱:

    PLL

  • 功能描述:

    DDR SDRAM Buffer with 5 DDR or 3 SDR/3 DDR DIMMS

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價(jià)格
SEC
2016+
SMD
2220
只做原裝,假一罰十,公司可開17%增值稅發(fā)票!
詢價(jià)
PHASELINK
24+
NA/
3676
原廠直銷,現(xiàn)貨供應(yīng),賬期支持!
詢價(jià)
PHASELINK
14+
SOP-8
20
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價(jià)
PHASELIN
20+
TSSOP8
2960
誠信交易大量庫存現(xiàn)貨
詢價(jià)
CHINAXYJ
23+
0603L
9868
專做原裝正品,假一罰百!
詢價(jià)
Phaselink
23+
SOP8
2926
原廠原裝正品
詢價(jià)
PHASELINK
23+
SOP
360000
原廠授權(quán)一級代理,專業(yè)海外優(yōu)勢訂貨,價(jià)格優(yōu)勢、品種
詢價(jià)
SEC
25+23+
0603
56930
絕對原裝正品現(xiàn)貨,全新深圳原裝進(jìn)口現(xiàn)貨
詢價(jià)
PHASELINK
24+
SSOP
2987
只售原裝自家現(xiàn)貨!誠信經(jīng)營!歡迎來電!
詢價(jià)
ZCOMM
24+
SMD
1680
ZCOMM專營品牌進(jìn)口原裝現(xiàn)貨假一賠十
詢價(jià)