- IC/元器件
- PDF資料
- 商情資訊
- 絲印反查
MPC962305中文資料1:5 LVCMOS Zero Delay Buffer數(shù)據(jù)手冊(cè)Renesas規(guī)格書

廠商型號(hào) |
MPC962305 |
功能描述 | 1:5 LVCMOS Zero Delay Buffer |
制造商 | Renesas Renesas Technology Corp |
中文名稱 | 瑞薩 瑞薩科技有限公司 |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-9-13 18:36:00 |
人工找貨 | MPC962305價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
MPC962305規(guī)格書詳情
描述 Description
The MPC962309 has two banks of four outputs each, which can be controlled by the Select Inputs as shown in Table 3. Bank B can be tri-stated if all of the outputs are not required. Select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes. The MPC962305 and MPC962309 PLLs enters a power down state when there are no rising edges on the REF input. During this state, all of the outputs are in tristate, the PLL is turned off, and there is less than 25.0 ?A of current draw for the device. The PLL shuts down in one additional case as shown in Table 3. Multiple MPC962305 and MPC962309 devices can accept the same input clock and distribute it throughout the system. In this situation, the difference between the output skews of two devices will be less than 700 ps. All outputs have less than 200 ps of cycle-cycle jitter. The input-to-output propagation delay on both devices is guaranteed to be less than 350 ps and the output-to-output skew is guaranteed to be less than 250 ps. The MPC962305 and MPC962309 are available in two/three different configurations, as shown on the ordering information page. The MPC962305-1/MPC962309-1 are the base parts. High drive versions of those devices, MPC962305-1H and MPC962309-1H, are available to provide faster rise and fall times of the base device.
特性 Features
1:5 LVCMOS zero-delay buffer (MPC962305)
1:9 LVCMOS zero-delay buffer (MPC962309)
Zero input-output propagation delay
Multiple low-skew outputs
250 ps max output-output skew
700 ps max device-device skew
Supports a clock I/O frequency range of 10 MHz to 133 MHz, compatible with CPU and PCI bus frequencies
Low jitter, 200 ps max cycle-cycle, and compatible with Pentium? based systems
Test Mode to bypass PLL (MPC962309 only. See Table 3)
8-pin SOIC or 8-pin TSSOP package (MPC962305)
16-pin SOIC or 16-pin TSSOP package (MPC962309)
Single 3.3 V supply
Ambient temperature range: –40°C to +85°C
Compatible with the CY2305, CY23S05, CY2309, CY23S09
Spread spectrum compatible
Pb-free packages available
技術(shù)參數(shù)
- 型號(hào):
MPC962305
- 制造商:
MOTOROLA
- 制造商全稱:
Motorola, Inc
- 功能描述:
Low-Cost 3.3 V Zero Delay Buffer
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
IDT |
22+ |
8TSSOP |
9000 |
原廠渠道,現(xiàn)貨配單 |
詢價(jià) | ||
IDT |
25+ |
SOP8 |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價(jià) | ||
FREESCALE |
23+ |
8-TSSOP |
7500 |
全新原裝!Freescale優(yōu)勢(shì)供貨渠道!特價(jià)!請(qǐng)放心訂購! |
詢價(jià) | ||
ON |
2016+ |
SOP-8 |
3000 |
本公司只做原裝,假一罰十,可開17%增值稅發(fā)票! |
詢價(jià) | ||
IDT |
2450+ |
SOP-8 |
8850 |
只做原裝正品假一賠十為客戶做到零風(fēng)險(xiǎn)!! |
詢價(jià) | ||
恩XP |
22+ |
NA |
500000 |
萬三科技,秉承原裝,購芯無憂 |
詢價(jià) | ||
恩XP |
23+ |
8TSSOP |
8000 |
只做原裝現(xiàn)貨 |
詢價(jià) | ||
INTEGRATED DEVICE TECHNOLOGY |
2022+ |
原廠原包裝 |
8600 |
全新原裝 支持表配單 中國著名電子元器件獨(dú)立分銷 |
詢價(jià) | ||
FreescaleSemiconductor |
24+ |
SOIC |
6000 |
進(jìn)口原裝正品假一賠十,貨期7-10天 |
詢價(jià) | ||
FREESCALE |
1634+ |
SOP8 |
52600 |
代理品牌 |
詢價(jià) |