最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

MM74C73

Dual J-K Flip-Flops with Clear and Preset

GeneralDescription TheMM74C73dualJ-Kflip-flopsaremonolithiccomplementaryMOS(CMOS)integratedcircuitsconstructedwithN-andP-channelenhancementtransistors.Eachflip-flophasindependentJ,K,clockandclearinputsandQandQoutputs.Thisflip-flopisedgesensitivetotheclock

MM74C73

Dual J-K Flip-Flops with Clear and Preset; ■ Supply voltage range: 3V to 15V\n■ Tenth power TTL compatible: Drive 2 LPTTL loads\n■ High noise immunity: 0.45 VCC (typ.)\n■ Low power: 50 nW (typ.)\n■ Medium speed operation: 10 MHz (typ.)Applications\n? Automotive\n? Data terminals\n? Instrumentation\n? Medical electronics\n? Alarm systems\n? Industrial electronics\n? Remote metering\n? Computers;

General Description\nThe MM74C73 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement transistors. Each flip-flop has independent J, K, clock and clear inputs and Q and Q outputs. This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Clear or preset is independent of the clock and is accomplished by a low level on the respective input.

MM74C73

Dual J-K Flip-Flops with Clear and Preset

MM74C73N

Dual J-K Flip-Flops with Clear and Preset

GeneralDescription TheMM74C73dualJ-Kflip-flopsaremonolithiccomplementaryMOS(CMOS)integratedcircuitsconstructedwithN-andP-channelenhancementtransistors.Eachflip-flophasindependentJ,K,clockandclearinputsandQandQoutputs.Thisflip-flopisedgesensitivetotheclock

MM74C73_04

Dual J-K Flip-Flops with Clear and Preset

MM74C73N

Package：14-DIP（0.300"，7.62mm）；包裝：管件 功能：設(shè)置（預(yù)設(shè)）和復(fù)位 類別：集成電路（IC） 觸發(fā)器 描述：IC FF JK TYPE DUAL 1BIT 14DIP