最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

首頁>MK68564Q-04>規(guī)格書詳情

MK68564Q-04中文資料意法半導體數(shù)據(jù)手冊PDF規(guī)格書

MK68564Q-04
廠商型號

MK68564Q-04

功能描述

SERIAL INPUT OUTPUT

文件大小

464.97 Kbytes

頁面數(shù)量

46

生產廠商

STMICROELECTRONICS

中文名稱

意法半導體

網址

網址

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-8-8 23:00:00

人工找貨

MK68564Q-04價格和庫存,歡迎聯(lián)系客服免費人工找貨

MK68564Q-04規(guī)格書詳情

DESCRIPTION

The MK68564 SIO (Serial Input Output) is a dualchannel, multi-function peripheral circuit, designed to satisfy a wide variety of serial data communications requirements in microcomputer systems. Its basicfunction is a serial-to-parallel, parallel-to-serial converter/controller ; however within that role, it is systems software configurable so that its ”personality” may be optimized for any given serial data communications application.

■ COMPATIBLE WITH MK68000 CPU

■ COMPATIBLE WITH MK68000 SERIES DMA’s

■ TWO INDEPENDENT FULL-DUPLEX CHANNELS

■ TWO INDEPENDENT BAUD-RATE GENERATORS

- Crystal oscillator input

- Single-phase TTL clock input

■ DIRECTLY ADDRESSABLE REGISTERS (all control registers are read/write)

■ DATA RATE IN SYNCHRONOUS OR ASYNCHRONOUS MODES

- 0-1.25M bits/second with 5.0MHz system clock rate

■ SELF-TEST CAPABILITY

■ RECEIVE DATA REGISTERS ARE QUADRUPLY BUFFERED ; TRANSMIT REGISTERS ARE DOUBLY BUFFERED

■ DAISY-CHAIN PRIORITY INTERRUPT LOGIC PROVIDES AUTOMATIC INTERRUPT VECTORING WITHOUT EXTERNAL LOGIC

■ MODEM STATUS CAN BE MONITORED

- Separate modem controls for each channel

■ ASYNCHRONOUS FEATURES

- 5, 6, 7, or 8 bits/character

- 1, 11/2, or 2 stop bits

- Even, odd, or no parity

- x1, x16, x32, and x64 clock modes

- Break generation and detection

- Parity, overrun, and framing error detection

■ BYTE SYNCHRONOUS FEATURES

- Internal or external character synchronization

- One or two sync characters in separate registers

- Automatic sync character insertion

- CDC-16 or CRC-CCITT block check generation and checking

■ BIT SYNCHRONOUS FEATURES

- Abort sequence generation and detection

- Automatic zero insertion and deletion

- Automatic flag insertion between messages

- Address field recognition

- I-field residue handling

- Valid receive messages protected from overrun

- CRC-16 or CRC-CCITT block check generation and checking

產品屬性

  • 型號:

    MK68564Q-04

  • 制造商:

    STMICROELECTRONICS

  • 制造商全稱:

    STMicroelectronics

  • 功能描述:

    SERIAL INPUT OUTPUT

供應商 型號 品牌 批號 封裝 庫存 備注 價格
ST(意法)
24+
NA/
8735
原廠直銷,現(xiàn)貨供應,賬期支持!
詢價
ST
23+
DIP48
20000
全新原裝假一賠十
詢價
ST
01+
DIP48
2100
全新原裝進口自己庫存優(yōu)勢
詢價
ST
24+/25+
9
原裝正品現(xiàn)貨庫存價優(yōu)
詢價
ST/意法半導體
24+
DIP48
787
只供應原裝正品 歡迎詢價
詢價
ST/意法
23+
PLCC
13000
原廠授權一級代理,專業(yè)海外優(yōu)勢訂貨,價格優(yōu)勢、品種
詢價
MOT
23+
PLCC
9526
詢價
ST
23+
PLCC
16900
正規(guī)渠道,只有原裝!
詢價
ST
24+
DIP48
90000
一級代理商進口原裝現(xiàn)貨、假一罰十價格合理
詢價
SGS
1
公司優(yōu)勢庫存 熱賣中!!
詢價