首頁>MH16S64APHB-8>規(guī)格書詳情
MH16S64APHB-8中文資料三菱電機數(shù)據(jù)手冊PDF規(guī)格書
| 廠商型號 |
MH16S64APHB-8 |
| 功能描述 | 1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)Synchronous DRAM |
| 文件大小 |
688.94 Kbytes |
| 頁面數(shù)量 |
55 頁 |
| 生產(chǎn)廠商 | Mitsubishi Electric Semiconductor |
| 企業(yè)簡稱 |
MITSUBISHI【三菱電機】 |
| 中文名稱 | 三菱電機株式會社官網(wǎng) |
| 原廠標(biāo)識 |  |
| 數(shù)據(jù)手冊 | |
| 更新時間 | 2025-7-30 22:50:00 |
| 人工找貨 | MH16S64APHB-8價格和庫存，歡迎聯(lián)系客服免費人工找貨 |
MH16S64APHB-8規(guī)格書詳情
DESCRIPTION
The MH16S64APHB is 16777216 - word by 64-bit Synchronous DRAM module. This consists of eight industry standard 16Mx8 Synchronous DRAMs in TSOP and one industory standard EEPROM in TSSOP.
The mounting of TSOP on a card edge Dual Inline package provides any application where high densities and large quantities of memory are required.
This is a socket type - memory modules, suitable for easy interchange or addition of modules.
FEATURES
? Utilizes industry standard 16M x 8 Sy nchronous DRAMs TSOP and industry standard EEPROM in TSSOP
? 168-pin (84-pin dual in-line package)
? single 3.3V±0.3V power supply
? Max. Clock frequency -6:133MHz,-7,8:100MHz
? Fully synchronous operation referenced to clock rising edge
? 4 bank operation controlled by BA0,1(Bank Address)
? /CAS latency- 2/3(programmable)
? Burst length- 1/2/4/8/Full Page(programmable)
? Burst type- sequential / interleave(programmable)
? Column access - random
? Auto precharge / All bank precharge controlled by A10
? Auto refresh and Self refresh
? 4096 refresh cycle /64ms
? LVTTL Interface
? Discrete IC and module design conform to PC100/PC133 specification.
APPLICATION
PC main memory
