最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

MC74VHCT259A

8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter; ? High Speed: tPD = 7.6 ns (Typ) at VCC = 5 V\n? Low Power Dissipation: ICC = 2 mA (Max) at TA = 25°C\n? High Noise Immunity: VNIH = VNIL = 28% VCC\n? CMOS-Compatible Outputs: VOH > 0.8 VCC ; VOL CC @Load\n? Power Down Protection Provided on Inputs and Outputs\n? Balanced Propagation Delays\n? Pin and Function Compatible with Other Standard Logic Families\n? Latchup Performance Exceeds 300 mA\n? ESD Performance: HBM > 2000 V\n? Pb-Free Packages are Available*\n;

The MC74VHCT259 is an 8-bit Addressable Latch fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.The VHC259 is designed for general purpose storage applications in digital systems. The device has four modes of operation as shown in the mode selection table. In the addressable latch mode, the signal on Data In is written into the addressed latch. The addressed latch followsthe data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one-of-eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode, all outputs are LOW and unaffected by the address and data inputs. When operating the VHCT259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V because it has full 5 V CMOS level output swings. The VHCT259A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage.The output structures also provide protection when VCC = 0 V. Theseinput and output structures help prevent device destruction caused by supply voltage-input/output voltage mismatch, battery backup, hot insertion, etc.

MC74VHCT259A

8??it Addressable Latch/1??f?? Decoder CMOS Logic Level Shifter with LSTTL??ompatible Inputs

MC74VHCT259A

8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

MC74VHCT259A_14

8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

MC74VHCT259AD

8??it Addressable Latch/1??f?? Decoder CMOS Logic Level Shifter with LSTTL??ompatible Inputs

MC74VHCT259ADG

8??it Addressable Latch/1??f?? Decoder CMOS Logic Level Shifter with LSTTL??ompatible Inputs

MC74VHCT259ADG

8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

MC74VHCT259ADR2

8??it Addressable Latch/1??f?? Decoder CMOS Logic Level Shifter with LSTTL??ompatible Inputs

MC74VHCT259ADR2G

8??it Addressable Latch/1??f?? Decoder CMOS Logic Level Shifter with LSTTL??ompatible Inputs

MC74VHCT259ADR2G

8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter