最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

M9516

M9516 SERIES POWER DISTRIBUTION UNIT

PRODUCTHIGHLIGHTS MODULAR MINIATURE SINGLEOUTPUT UPTO200ATOTAL

M95160

64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock

SUMMARYDESCRIPTION Theseelectricallyerasableprogrammablememory(EEPROM)devicesareaccessedbyahighspeedSPI-compatiblebus.Thememoryarrayisorganizedas8192x8bit(M95640),and4096x8bit(M95320). FEATURESSUMMARY ■CompatiblewithSPIBusSerialInterface(PositiveClockSP

M95160

64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock

SUMMARYDESCRIPTION Theseelectricallyerasableprogrammablememory(EEPROM)devicesareaccessedbyahighspeedSPI-compatiblebus.Thememoryarrayisorganizedas2048x8bit(M95160),and1024x8bit(M95080). FEATURESSUMMARY ■CompatiblewithSPIBusSerialInterface(PositiveClockSP

M95160

16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock

Description TheM95160devicesareElectricallyErasablePROgrammableMemories(EEPROMs)organizedas2048x8bits,accessedthroughtheSPIbus. TheM95160-Wcanoperatewithasupplyvoltagefrom2.5Vto5.5V,theM95160-Rcanoperatewithasupplyvoltagefrom1.8Vto5.5V,andtheM9516

M95160

16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock

Description TheM95160-xandM95080-xareelectricallyerasableprogrammablememory(EEPROM)devices.Theyareaccessedbyahigh-speedSPI-compatiblebus.Thememoryarrayisorganizedas2048x8bit(M95160-x),and1024x8bit(M95080-x). Features ■CompatiblewithSPIbusserialinterface

M95160

16-Kbit serial SPI bus EEPROM with high-speed clock

Description TheM95160devicesareElectricallyErasablePROgrammableMemories(EEPROMs)organizedas2048x8bits,accessedthroughtheSPIbus. TheM95160-Wcanoperatewithasupplyvoltagefrom2.5Vto5.5V,theM95160-Rcanoperatewithasupplyvoltagefrom1.8Vto5.5V,andtheM9516

M95160

16-Kbit serial SPI bus EEPROM with high-speed clock

Description TheM95160devicesareElectricallyErasablePROgrammableMemories(EEPROMs)organizedas2048x8bits,accessedthroughtheSPIbus. TheM95160-Wcanoperatewithasupplyvoltagefrom2.5Vto5.5V,theM95160-Rcanoperatewithasupplyvoltagefrom1.8Vto5.5V,andtheM9516

M95160-A125

汽車(chē)用16 Kbit SPI總線EEPROM，帶高速時(shí)鐘; ? AEC-Q100 grade 0 conform qualification \n? Compatible with the Serial Peripheral Interface (SPI) bus \n? Memory array \n ?16 Kbit (2 Kbyte) of EEPROM \n ?Page size: 32 byte \n ?Write protection by block: 1/4, 1/2 or whole memory \n ?Additional Write lockable Page (Identification page) \n? Extended temperature and voltage ranges \n ?Up to 125 °C (VCCfrom 1.7 V to 5.5 V) \n ?Up to 145 °C (VCCfrom 2.5 V to 5.5 V) \n? High speed clock frequency \n ?20 MHz for VCC ≥ 4.5 V \n ?10 MHz for VCC≥ 2.5 V \n ?5 MHz for VCC≥ 1.7 V \n? Schmitt trigger inputs for noise filtering? Short Write cycle time \n ?Byte Write within 4 ms \n ?Page Write within 4 ms \n? Write cycle endurance \n ?4 million Write cycles at 25 °C \n ?1.2 million Write cycles at 85 °C \n ?600 k Write cycles at 125 °C \n ?400 k Write cycles at 145 °C \n? Data retention \n ?50 years at 125 °C \n ?100 years at 25 °C \n? ESD Protection (Human Body Model) \n ?4000 V \n? Packages \n ?RoHS-compliant and halogen-free (ECOPACK2?);

The M95160-A125 and M95160-A145 are 16-Kbit serial EEPROM automotive grade devices operating up to 145 °C. They are compliant with the very high level of reliability defined by the automotive standard AEC-Q100 grade 0.\n\n The devices are accessed by a simple serial SPI compatible interface running up to 20 MHz.\n\n The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M95160-A125 and M95160-A145 are byte-alterable memories (2048 × 8 bits) organized as 64 pages of 32 byte in which the data integrity is significantly improved with an embedded Error Correction Code logic.\n\n The M95160-A125 and M95160-A145 offer an additional Identification Page (32 byte) in which the ST device identification can be read. This page can also be used to store sensitive application parameters which can be later permanently locked in read-only mode.\n\n

M95160-A145

汽車(chē)用16 Kbit SPI總線EEPROM，帶高速時(shí)鐘; ? AEC-Q100 grade 0 conform qualification \n? Compatible with the Serial Peripheral Interface (SPI) bus \n? Memory array \n ?16 Kbit (2 Kbyte) of EEPROM \n ?Page size: 32 byte \n ?Write protection by block: 1/4, 1/2 or whole memory \n ?Additional Write lockable Page (Identification page) \n? Extended temperature and voltage ranges \n ?Up to 125 °C (VCCfrom 1.7 V to 5.5 V) \n ?Up to 145 °C (VCCfrom 2.5 V to 5.5 V) \n? High speed clock frequency \n ?20 MHz for VCC ≥ 4.5 V \n ?10 MHz for VCC≥ 2.5 V \n ?5 MHz for VCC≥ 1.7 V \n? Schmitt trigger inputs for noise filtering? Short Write cycle time \n ?Byte Write within 4 ms \n ?Page Write within 4 ms \n? Write cycle endurance \n ?4 million Write cycles at 25 °C \n ?1.2 million Write cycles at 85 °C \n ?600 k Write cycles at 125 °C \n ?400 k Write cycles at 145 °C \n? Data retention \n ?50 years at 125 °C \n ?100 years at 25 °C \n? ESD Protection (Human Body Model) \n ?4000 V \n? Packages \n ?RoHS-compliant and halogen-free (ECOPACK2?);

The M95160-A125 and M95160-A145 are 16-Kbit serial EEPROM automotive grade devices operating up to 145 °C. They are compliant with the very high level of reliability defined by the automotive standard AEC-Q100 grade 0.\n\n The devices are accessed by a simple serial SPI compatible interface running up to 20 MHz.\n\n The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M95160-A125 and M95160-A145 are byte-alterable memories (2048 × 8 bits) organized as 64 pages of 32 byte in which the data integrity is significantly improved with an embedded Error Correction Code logic.\n\n The M95160-A125 and M95160-A145 offer an additional Identification Page (32 byte) in which the ST device identification can be read. This page can also be used to store sensitive application parameters which can be later permanently locked in read-only mode.\n\n

M95160BN

64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock

SUMMARYDESCRIPTION Theseelectricallyerasableprogrammablememory(EEPROM)devicesareaccessedbyahighspeedSPI-compatiblebus.Thememoryarrayisorganizedas8192x8bit(M95640),and4096x8bit(M95320). FEATURESSUMMARY ■CompatiblewithSPIBusSerialInterface(PositiveClockSP