首頁>K4H1G1638B-TLA2>規(guī)格書詳情
K4H1G1638B-TLA2中文資料三星數據手冊PDF規(guī)格書
相關芯片規(guī)格書
更多K4H1G1638B-TLA2規(guī)格書詳情
特性 Features
? Double-data-rate architecture; two data transfers per clock cycle
? Bidirectional data strobe(DQS)
? Four banks operation
? Differential clock inputs(CK and CK)
? DLL aligns DQ and DQS transition with CK transition
? MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
? All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
? Data I/O transactions on both edges of data strobe
? Edge aligned data output, center aligned data input
? LDM,UDM/DM for write masking only
? Auto & Self refresh
? 15.6us refresh interval(4K/64ms refresh)
? Maximum burst refresh cycle : 8
? 66pin TSOP II package
產品屬性
- 型號：
K4H1G1638B-TLA2
- 制造商：
SAMSUNG
- 制造商全稱：
Samsung semiconductor
- 功能描述：
128Mb DDR SDRAM
| 供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
SAMSUNG |
23+ |
TSOP-66 |
8650 |
受權代理!全新原裝現貨特價熱賣! |
詢價 | ||
SAMSUNG/三星 |
22+ |
TSOP-66 |
100000 |
代理渠道/只做原裝/可含稅 |
詢價 | ||
SAMSUNG |
TSOP66 |
195 |
全新原裝進口自己庫存優(yōu)勢 |
詢價 | |||
SAMSUNG |
24+ |
SOJ |
100 |
原裝現貨假一罰十 |
詢價 | ||
SAMSUNG |
23+ |
TSOP66 |
20000 |
全新原裝假一賠十 |
詢價 | ||
SAMSUNG |
24+ |
TSOP-66 |
80000 |
只做自己庫存 全新原裝進口正品假一賠百 可開13%增 |
詢價 | ||
SAM |
24+/25+ |
196 |
原裝正品現貨庫存價優(yōu) |
詢價 | |||
SAMSUNG |
0034+ |
TSSOP66 |
194 |
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力 |
詢價 | ||
SAMSUNG |
17+ |
TSOP66 |
9988 |
只做原裝進口,自己庫存 |
詢價 | ||
SAMSUNG? |
24+ |
SOP? |
5000 |
只做原裝正品現貨 歡迎來電查詢15919825718 |
詢價 |
