最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

首頁(yè)>IN74AC533DW>規(guī)格書詳情

IN74AC533DW中文資料IKSEMICON數(shù)據(jù)手冊(cè)PDF規(guī)格書

IN74AC533DW
廠商型號(hào)

IN74AC533DW

功能描述

Octal 3-State Inverting Transparent Latch High-Speed Silicon-Gate CMOS

文件大小

250 Kbytes

頁(yè)面數(shù)量

6 頁(yè)

生產(chǎn)廠商

IKSEMICON

網(wǎng)址

網(wǎng)址

數(shù)據(jù)手冊(cè)

下載地址一下載地址二

更新時(shí)間

2025-8-7 13:30:00

人工找貨

IN74AC533DW價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

IN74AC533DW規(guī)格書詳情

The IN74AC533 is identical in pinout to the LS/ALS533, HC/HCT533. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. The data appears as the outputs in inverted form. When Latch Enable goes low, data meeting the setup and hold time becomes latched.

The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high impedance state. Thus, data may be latched even when the outputs are not enabled.

? Outputs Directly Interface to CMOS, NMOS, and TTL

? Operating Voltage Range: 2.0 to 6.0 V

? Low Input Current: 1.0 μA; 0.1 μA @ 25°C

? High Noise Immunity Characteristic of CMOS Devices

? Outputs Source/Sink 24 mA

? 3-State Outputs for Bus Interfacing

產(chǎn)品屬性

  • 型號(hào):

    IN74AC533DW

  • 制造商:

    INTEGRAL

  • 制造商全稱:

    INTEGRAL

  • 功能描述:

    Octal 3-State Inverting Transparent Latch High-Speed Silicon-Gate CMOS

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
INTEGRAL
24+
原廠封裝
2000
原裝現(xiàn)貨假一罰十
詢價(jià)
IKSEMICON
23+
NA
19960
只做進(jìn)口原裝,終端工廠免費(fèi)送樣
詢價(jià)
MAX/DALL
2023+環(huán)?,F(xiàn)貨
標(biāo)準(zhǔn)封裝
2500
專注軍工、汽車、醫(yī)療、工業(yè)等方案配套一站式服務(wù)
詢價(jià)