DESCRIPTION:

This 16-bit bus transceiver is built using advanced dual metal CMOS technology. This high-speed, low power transceiver is ideal for asynchronous communication between two busses (A and B). The Direction and Output Enable controls are designed to operate this device as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (DIR) controls the direction of data flow. The output enable pin (OE) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

FEATURES:

? Typical tSK(o) (Output Skew) < 250ps

? ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)

? VCC = 3.3V ± 0.3V, Normal Range

? VCC = 2.7V to 3.6V, Extended Range

? CMOS power levels (0.4μ W typ. static)

? All inputs, outputs, and I/O are 5V tolerant

? Available in SSSOP and TSSOP packages

DRIVE FEATURES:

? High Output Drivers: ±24mA

? Reduced system switching noise

APPLICATIONS:

? 5V and 3.3V mixed voltage systems

? Data communication and telecommunication systems