首頁(yè)>ICS91305YMLFT>規(guī)格書詳情
ICS91305YMLFT中文資料ICST數(shù)據(jù)手冊(cè)PDF規(guī)格書

廠商型號(hào) |
ICS91305YMLFT |
功能描述 | High Performance Communication Buffer |
文件大小 |
86.61 Kbytes |
頁(yè)面數(shù)量 |
8 頁(yè) |
生產(chǎn)廠商 | ICST |
網(wǎng)址 | |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-9-1 16:35:00 |
人工找貨 | ICS91305YMLFT價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
ICS91305YMLFT規(guī)格書詳情
General Description
The ICS91305 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in communication systems operating at speeds from 10 to 133 MHz.
特性 Features
? Zero input - output delay
? Frequency range 10 - 133 MHz (3.3V)
? 5V tolerant input REF
? High loop filter bandwidth ideal for Spread Spectrum applications.
? Less than 200 ps Jitter between outputs
? Skew controlled outputs
? Skew less than 250 ps between outputs
? Available in 8 pin 150 mil SOIC & 173 mil TSSOP packages
? 3.3V ±10 operation
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
ICS |
2005 |
SOP16 |
292 |
原裝現(xiàn)貨海量庫(kù)存歡迎咨詢 |
詢價(jià) | ||
xilinx |
22+ |
SOIC-16PIN |
6800 |
詢價(jià) | |||
ICS |
24+ |
TSSOP |
22 |
詢價(jià) | |||
ICS |
24+ |
TSSOP-16 |
3000 |
只做原裝正品現(xiàn)貨 歡迎來(lái)電查詢15919825718 |
詢價(jià) | ||
ICS |
2023+ |
TSSOP16 |
6893 |
專注全新正品,優(yōu)勢(shì)現(xiàn)貨供應(yīng) |
詢價(jià) | ||
ICS |
2450+ |
TSSOP16 |
6540 |
只做原廠原裝正品終端客戶免費(fèi)申請(qǐng)樣品 |
詢價(jià) | ||
IDT |
23+ |
10000 |
原廠授權(quán)一級(jí)代理,專業(yè)海外優(yōu)勢(shì)訂貨,價(jià)格優(yōu)勢(shì)、品種 |
詢價(jià) | |||
ICS |
25+ |
TSSOP |
2560 |
絕對(duì)原裝!現(xiàn)貨熱賣! |
詢價(jià) | ||
IDT |
22+ |
SOP |
5000 |
全新原裝現(xiàn)貨!自家?guī)齑? |
詢價(jià) | ||
IDT |
23+ |
SOIC-16PIN |
30000 |
代理全新原裝現(xiàn)貨,價(jià)格優(yōu)勢(shì) |
詢價(jià) |