首頁>IC62LV5128LL-70TI>規(guī)格書詳情
IC62LV5128LL-70TI中文資料ICSI數(shù)據(jù)手冊PDF規(guī)格書
| 廠商型號 |
IC62LV5128LL-70TI |
| 功能描述 | 512Kx8 bit Low Voltage and Ultra Low Power CMOS Static RAM |
| 文件大小 |
179.7 Kbytes |
| 頁面數(shù)量 |
11 頁 |
| 生產(chǎn)廠商 | ICSI |
| 網(wǎng)址 | |
| 數(shù)據(jù)手冊 | |
| 更新時(shí)間 | 2025-8-15 11:10:00 |
| 人工找貨 | IC62LV5128LL-70TI價(jià)格和庫存，歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書
更多- IC62LV5128LL-100T
- IC62LV5128LL-55TI
- IC62LV5128LL-100HI
- IC62LV5128LL
- IC62LV5128LL-70T
- IC62LV5128LL-70B
- IC62LV5128LL-100B
- IC62LV5128L-70BI
- IC62LV5128LL-100H
- IC62LV5128LL-70BI
- IC62LV5128LL-70HI
- IC62LV5128LL-100BI
- IC62LV5128L-70T
- IC62LV5128L-70B
- IC62LV5128L-70TI
- IC62LV5128LL-55HI
- IC62LV5128LL-55BI
- IC62LV5128L-70HI
IC62LV5128LL-70TI規(guī)格書詳情
DESCRIPTION
The ICSI IC62LV5128L and IC62LV5128LL is a low voltage, 524,288 words by 8 bits, CMOS SRAM. It is fabricated using ICSIs low voltage, six transistor (6T), CMOS technology. The device is targeted to satisfy the demands of the state-of-the-art technologies such as cell phones and pagers.
FEATURES
? Access times of 55, 70, 100 ns
? CMOS Low power operation:
— 60 mW (typical) operation
— 3 μW (typical) standby
? Low data retention voltage: 1.5V (min.)
? Output Enable (OE) and Chip Enable (CE) inputs for ease in applications
? TTL compatible inputs and outputs
? Fully static operation: — No clock or refresh reguired
? Single 2.7V-3.6V power supply
? Available in the 32-pin 8*20mm TSOP-1, 32-pin 8*13.4mm TSOP-1 and 48-pin 6*8mm TF-BGA
