最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

HD74HC164

8-bit Parallel-out Shift Register

Description This8-bitshiftregisterhasgatedserialinputsandclear.EachregisterbitisaD-typemaster/slaveflip-flop. Features ?HighSpeedOperation:tpd(ClocktoQ)=14.5nstyp(CL=50pF) ?HighOutputCurrent:Fanoutof10LSTTLLoads ?WideOperatingVoltage:VCC=2to6

HD74HC164

8-bit Parallel-out Shift Register

Description This8-bitshiftregisterhasgatedserialinputsandclear.EachregisterbitisaD-typemaster/slaveflip-flop.InputsA&Bpermitcompletecontrolovertheincomingdata.Alowateitherorbothinputsinhibitsentryofnewdataandresetsthefirstflip-floptothelowlev

HD74HC164

8-bit Parallel-out Shift Register; ?? High Speed Operation: tpd(Clock to Q) = 14.5 ns typ (CL= 50 pF)\n?? High Output Current: Fanout of 10 LSTTL Loads\n?? Wide Operating Voltage: VCC= 2 to 6 V\n?? Low Input Current: 1 μA max\n?? Low Quiescent Supply Current: ICC(static) = 4 μA max;

Description\nThis 8-bit shift register has gated serial inputs and clear. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A low at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on the input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Datais serially shifted in and out of the 8-bit register during the positive going transition ofthe clock pulse. Clear is independent of the clock and accomplished by a low level at the clear input.\n\n

HD74HC164

8-bit Parallel-out Shift Register;

HD74HC164FPEL

8-bit Parallel-out Shift Register

Description This8-bitshiftregisterhasgatedserialinputsandclear.EachregisterbitisaD-typemaster/slaveflip-flop.InputsA&Bpermitcompletecontrolovertheincomingdata.Alowateitherorbothinputsinhibitsentryofnewdataandresetsthefirstflip-floptothelowlev

HD74HC164P

8-bit Parallel-out Shift Register

Description This8-bitshiftregisterhasgatedserialinputsandclear.EachregisterbitisaD-typemaster/slaveflip-flop.InputsA&Bpermitcompletecontrolovertheincomingdata.Alowateitherorbothinputsinhibitsentryofnewdataandresetsthefirstflip-floptothelowlev

HD74HC164_15

8-bit Parallel-out Shift Register

HD74HC164FPEL

8-bit Parallel-out Shift Register

HD74HC164P

8-bit Parallel-out Shift Register

HD74HC164P

General-Purpose Logics-HD/RD74HC Series;