描述 Description

The HD74CDC2510B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The HD74CDC2510B operates at 3.3 V VCC and is designed to drive up to five clock loads per output.

特性 Features

? Meets “PC SDRAM registered DIMM design support document, Rev. 1.2”

? Phase-lock loop clock distribution for synchronous DRAM applications

? External feedback (FBIN) pin is used to synchronize the outputs to the clock input

? No external RC network required

? Support spread spectrum clock (SSC) synthesizers