最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

GS1671A

HD-SDI, SD-SDI and DVB-ASI Receiver with SMPTE Audio/Video Processing and Integrated Adaptive Cable Equalizer; Operation at 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s\nSupports SMPTE 292M, SMPTE 259M-C and DVB-ASI\nIntegrated adaptive cable equalizer\nTypical equalized length of Belden 1694A cable:250m at 1.485Gb/s\n480m at 270Mb/s\n\nIntegrated Reclocker with low phase noise, integrated VCO\nSerial digital reclocked, or non-reclocked output\nIntegrated audio de-embedder for 8 channels of 48kHz audio\nIntegrated audio clock generator\nAncillary data extraction\nParallel data bus selectable as either 20-bit or 10-bit\nComprehensive error detection and correction features\nOutput H, V, F or CEA 861 Timing Signals\n1.2V digital core power supply, 1.2V and 3.3V analog power supplies, and selectable 1.8V or 3.3V I/O power supply\nGSPI Host Interface\n-20oC to +85oC operating temperature range\nLow power operation (typically 480mW)\nSmall 11mm x 11mm 100-ball BGA package\nPb-free and RoHS compliant;

The GS1671A is a multi-rate SDI integrated Receiver which includes complete SMPTE processing, as per SMPTE 292M and SMPTE 259M-C. The SMPTE processing features can be bypassed to support signals with other coding schemes.\nThe GS1671A integrates Gennum's next-generation state-of-the-art adaptive cable equalizer technology, achieving unprecedented cable lengths and jitter tolerance. It features DC restoration to compensate for the DC content of SMPTE pathological signals.\nThe device features an Integrated Reclocker with an internal VCO and a wide Input Jitter Tolerance (IJT) of 0.7UI. A serial digital loop through output is provided, which can be configured to output either reclocked or non-reclocked serial digital data. The Serial Digital Output can be connected to an external Cable Driver.\n \n \nThe device operates in one of four basic modes: SMPTE mode, DVB-ASI mode, Data-Through mode or Standby mode.\nIn SMPTE mode, the GS1671A performs SMPTE de-scrambling and NRZI to NRZ decoding and word alignment. Line-based CRC errors, line number errors, TRS errors and ancillary data check sum errors can all be detected. The GS1671A also provides ancillary data extraction. The entire ancillary data packet is extracted, and written to host-accessible registers. Other processing functions include H:V:F timing extraction, Luma and Chroma ancillary data indication, video standard detection, and SMPTE 352M packet detection and decoding. All of the processing features are optional, and may be enabled or disabled via the Host Interface.\nIn DVB-ASI mode, 8b/10b decoding is applied to the received data stream.\nIn Data-Through mode, all forms of SMPTE and DVB-ASI decoding are disabled, and the device can be used as a simple serial to parallel converter.\nThe device can also be placed in a lower power Standby mode. In this mode, no signal processing is carried out and the parallel output is held static. Placing the Receiver in Standby mode will automatically place the integrated equalizer in power down mode as well.\nParallel data outputs are provided in 20-bit or 10-bit multiplexed format for HD and SD video rates. The associated Parallel Clock input signal operates at 148.5 or 148.5/1.001MHz (for all HD 10-bit multiplexed modes), 74.25 or 74.25/1.001MHz (for HD 20-bit mode), 27MHz (for SD 10-bit mode) and 13.5MHz (for SD 20-bit mode).\nUp to eight channels, in two groups, of serial digital audio may be extracted from the video data stream, in accordance with SMPTE 272M and SMPTE 299M. The output signal formats supported by the device include AES/EBU and three other industry standard serial digital formats. 16, 20 and 24-bit audio formats are supported at 48kHz synchronous for SD modes and 48kHz synchronous or asynchronous in HD mode. Additional audio processing features include group selection, channel swapping, ECC error detection and correction (HD mode only), and audio channel status extraction. Audio clock and control signals provided by the device include Word Clock (fs), Serial Clock (64fs), and Audio Master Clock at user-selectable rates of 128fs, 256fs or?512fs.

GS1671A

Integrated audio clock generator

GS1671A

HD/SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Audio and Video Processing

GS1671AIBE3

Package：100-LBGA；包裝：托盤 功能：接收器 類別：集成電路（IC） 視頻處理 描述：IC VIDEO RECEIVER 100BGA

GS1671AIBTE3

Package：100-LBGA；包裝：托盤 功能：接收器 類別：集成電路（IC） 視頻處理 描述：IC VIDEO RECEIVER 100BGA