最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

DS92LV1023

40-66 MHz 10 Bit Bus LVDS Serializer

DS92LV1023

40-66 MHz 10 Bit Bus LVDS Serializer

DS92LV1023

40-66 MHz 10 Bit Bus LVDS Serializer;

DS92LV1023E

30-66 MHz 10 位串行器; ·30–66 MHz Single 10:1 Serializer with 300–660 Mb/s Throughput\n ·Robust Bus LVDS Serial Data Transmission with Embedded Clock for Exceptional Noise Immunity and Low EMI\n ·>10 kV HBM ESD Protection on Bus LVDS Output Pins\n ·Transition Every Data Transfer Cycle Ensured\n ·Low Power Consumption All trademarks are the property of their respective owners.;

The DS92LV1023E is a 300 to 660 Mb/s serializer for high-speed unidirectional serial data transmission over FR-4 printed circuit board backplanes and balanced copper cables. It transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. This single serial data stream simplifies PCB design and reduces PCB cost by narrowing data paths that in turn reduce PCB size and number of layers. The single serial data stream also reduces cable size, the number of connectors, and eliminates clock-to-data and data-to-data skew.The DS92LV1023E works well with any TI Semiconductor's Bus LVDS 10–bit deserializer within its specified frequency operating range. It features exceptional ESD protection, pin selectable edge trigger on clock, and high impedance outputs in power down mode.The DS92LV1023E was designed with the flow-through pinout and is available in a space saving 28–lead SSOP package.\n

DS92LV1023MWC

40-66 MHz 10 Bit Bus LVDS Serializer and Deserializer; Clock recovery from PLL lock to random data patterns.\nGuaranteed transition every data transfer cycle\nChipset (Tx + Rx) power consumption < 500 mW (typ) @ 66 MHz\nSingle differential pair eliminates multi-channel skew\nFlow-through pinout for easy PCB layout\n660 Mbps serial Bus LVDS data rate (at 66 MHz clock)\n10-bit parallel interface for 1 byte data plus 2 control bits\nSynchronization mode and LOCK indicator\nProgrammable edge trigger on clock\nHigh impedance on receiver inputs when power is off\nBus LVDS serial output rated for 27? load\nSmall 28-lead SSOP package;

General Description\nThe DS92LV1023 transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. The DS92LV1224 receives the Bus LVDS serial data stream and transforms it back into a 10-bit wide parallel data bus and recovers parallel clock. The DS92LV1023 transmits data over backplanes or cable. The single differential pair data path makes PCB design easier. In addition, the reduced cable, PCB trace count, and connector size tremendously reduce cost. Since one output transmits clock and data bits serially, it eliminates clock-to-data and data-to-data skew.

DS92LV1023_15

40-66 MHz 10 Bit Bus LVDS Serializer

DS92LV1023E

30-66 MHz 10 Bit Bus LVDS Serializer

DS92LV1023E

30-66 MHz 10 Bit Bus LVDS Serializer

DS92LV1023E_14

30-66 MHz 10 Bit Bus LVDS Serializer

DS92LV1023EMQ

30-66 MHz 10 Bit Bus LVDS Serializer