最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

DS90UR124

5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

DS90UR124

5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

DS90UR124

Spread Spectrum Tolerance Support Three key parameters, frequency

DS90UR124

5-MHz to 43-MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset

DS90UR124-Q1

5MHz 至 43MHz 直流平衡 24 位 FPD-Link II 解串器 - 汽車級; ? Supports Displays With 18-Bit Color Depth\n? 5-MHz to 43-MHz Pixel Clock\n? Automotive-Grade Product AEC-Q100 Grade 2 Qualified\n? 24:1 Interface Compression\n? Embedded Clock With DC Balancing Supports AC-Coupled Data Transmission\n? Capable to Drive up to 10 Meters Shielded Twisted-Pair Cable\n? No Reference Clock Required (Deserializer)\n? Meets ISO 10605 ESD – Greater than 8 kV HBM ESD Structure\n? Hot Plug Support\n? EMI Reduction – Serializer Accepts Spread Spectrum Input; Data Randomization and Shuffling on Serial Link; Deserializer Provides Adjustable PTO (Progressive Turnon) LVCMOS Outputs\n? @Speed BIST (Built-In Self-Test) to Validate LVDS Transmission Path\n? Individual Power-Down Controls for Both Transmitter and Receiver\n? Power Supply Range 3.3 V ±10%\n? 48-Pin TQFP Package for Transmitter and 64-Pin TQFP Package for Receiver\n? Temperature Range: –40°C to 105°C\n? Backward-Compatible Mode With DS90C241/DS90C124;

The DS90URxxx-Q1 chipset translates a 24-bit parallel bus into a fully transparent data/control FPD-Link II LVDS serial stream with embedded clock information. This chipset is ideally suited for driving graphical data to displays requiring 18-bit color depth: RGB666 + HS, VS, DE + three additional general-purpose data channels. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. The device saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.\n\nThe DS90URxxx-Q1 incorporates FPD-Link II LVDS signaling on the high-speed I/O. FPD-Link II LVDS provides a low-power and low-noise environment for reliably transferring data over a serial transmission path. By optimizing the Serializer output edge rate for the operating frequency range, EMI is further reduced.\n\nIn addition, the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC-balanced encoding and decoding is used to support AC-coupled interconnects. Using TI?s proprietary random lock, the parallel data of the Serializer are randomized to the Deserializer without the need of REFCLK.

DS90UR124_08

5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

DS90UR124IVS

5-43 MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset

DS90UR124IVS

5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

DS90UR124IVS/NOPB

5-MHz to 43-MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset

DS90UR124IVSSLASHNOPB

5-MHz to 43-MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset