首頁(yè)>DS90UA102TRHSTQ1.A>規(guī)格書詳情
DS90UA102TRHSTQ1.A中文資料德州儀器數(shù)據(jù)手冊(cè)PDF規(guī)格書

廠商型號(hào) |
DS90UA102TRHSTQ1.A |
功能描述 | DS90UA102-Q1 Multi-Channel Digital Audio Link |
絲印標(biāo)識(shí) | |
封裝外殼 | WQFN |
文件大小 |
729.86 Kbytes |
頁(yè)面數(shù)量 |
48 頁(yè) |
生產(chǎn)廠商 | TI2 |
中文名稱 | 德州儀器 |
網(wǎng)址 | |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-8-10 15:14:00 |
人工找貨 | DS90UA102TRHSTQ1.A價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書
更多DS90UA102TRHSTQ1.A規(guī)格書詳情
1FEATURES
? Digital Audio Deserializer
? Flexible Digital Audio Outputs, supporting I2S
(Stereo) and TDM (Multi-Channel) Formats
? Coaxial or Single Differential Pair Interconnect
? High Speed Serial Input Interface
? Very Low Latency (<15 μs)
? Bidirectional Control Interface Channel with
I2C Compatible Serial Control Bus
? Supports up to 8 Stereo I2S or TDM Audio
Outputs
? Supports Audio System Clocks from 10 MHz to
50 MHz
? Single 1.8V Supply
? 1.8V or 3.3V I/O Interface
? 4/4 Dedicated General Purpose Inputs/Outputs
? AC-Coupled STP or Coaxial Cable up to 15m
? DC-Balanced & Scrambled Data w/ Embedded
Clock
? Adaptive Cable Equalization
? At-Speed Link BIST Mode and LOCK Status
Pin
? Automotive Grade Product: AEC-Q100 Grade 2
Qualified
? Temperature Range: -40°C to 105°C
? ISO 10605 and IEC 61000-4-2 ESD Compliant
APPLICATIONS
? Automotive Infotainment Systems
? Active Noise Cancellation Systems
? Distributed Multi-Channel Audio Systems
DESCRIPTION
The DS90UA102-Q1 Deserializer, in conjunction with
the DS90UA101-Q1 Serializer, provides a solution for distribution of digital audio in multi-channel audio
systems. It receives a high-speed serialized interface
with an embedded clock over a single shielded
twisted pair or coaxial cable. The serial bus scheme
supports high speed forward data transmission and low speed bidirectional control channel over the link.
Consolidation of digital audio, general-purpose IO,
and control signals over a single differential pair
reduces the interconnect size and weight, while also
reducing design challenges related to skew and system latency.
The DS90UA102-Q1 Deserializer extracts the clock
and level shifts the signals from high-speed low voltage differential signaling to single-ended
LVCMOS. The device outputs up to eight digital audio
data channels, word/frame sync, bit clock, and
system clock.
Four dedicated general purpose input pins and four
general purpose output pins allow flexible
implementation of control and interrupt signals to and
from remote devices.
Adaptive equalization of the serial input stream
provides compensation for transmission medium
losses of the cable and reduces medium-induced
deterministic jitter.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI |
23+ |
QFN |
5000 |
全新原裝,支持實(shí)單,非誠(chéng)勿擾 |
詢價(jià) | ||
TI |
23+ |
QFN |
3200 |
公司只做原裝,可來(lái)電咨詢 |
詢價(jià) | ||
TI |
三年內(nèi) |
1983 |
只做原裝正品 |
詢價(jià) | |||
TI/德州儀器 |
2447 |
WQFN48 |
100500 |
一級(jí)代理專營(yíng)品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨,長(zhǎng)期排單到貨 |
詢價(jià) | ||
TI |
2023+ |
NULL |
8700 |
原裝現(xiàn)貨 |
詢價(jià) | ||
TI/德州儀器 |
23+ |
QFN |
3000 |
原裝渠道現(xiàn)貨庫(kù)存價(jià)格優(yōu)勢(shì) |
詢價(jià) | ||
TI |
21+ |
QFN |
1709 |
詢價(jià) | |||
TI |
2511 |
QFN |
3200 |
電子元器件采購(gòu)降本 30%!盈慧通原廠直采,砍掉中間差價(jià) |
詢價(jià) | ||
TI |
21+ |
QFN |
100 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
TI/德州儀器 |
23+ |
WQFN48 |
3000 |
一級(jí)代理原廠VIP渠道,專注軍工、汽車、醫(yī)療、工業(yè)、 |
詢價(jià) |