零件編號(hào) | 下載 訂購(gòu) | 功能描述/絲印 | 制造商 上傳企業(yè) | LOGO |
---|---|---|---|---|
DM74LS11 | Triple 3-Input AND Gate GeneralDescription ThisdevicecontainsthreeindependentgateseachofwhichperformsthelogicANDfunction. Features ■Alternatemilitary/aerospacedevice(54LS11)isavailable.ContactaNationalSemiconductorSalesOffice/Distributorforspecifications. | FairchildFairchild Semiconductor 仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司 | Fairchild | |
DM74LS11 | Triple 3-Input AND Gates | NSCNational Semiconductor (TI) 美國(guó)國(guó)家半導(dǎo)體美國(guó)國(guó)家半導(dǎo)體公司 | NSC | |
DM74LS11 | Triple 3-Input AND Gate; | ONSEMION Semiconductor 安森美半導(dǎo)體安森美半導(dǎo)體公司 | ONSEMI | |
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs GeneralDescription Thisdevicecontainstwoindependentnegative-edge-triggeredJ-Kflip-flopswithcomplementaryoutputs.TheJandKdataisprocessedbytheflip-floponthefallingedgeoftheclockpulse.Theclocktriggeringoccursatavoltagelevelandisnotdirectlyrelatedtothetra | FairchildFairchild Semiconductor 仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司 | Fairchild | ||
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs; General Description\nThis device contains two independent negative-edge-trig gered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is HIGH or LOW without affecting the outputs as long as the setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs. | ONSEMION Semiconductor 安森美半導(dǎo)體安森美半導(dǎo)體公司 | ONSEMI | ||
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs GeneralDescription Thisdevicecontainstwoindependentnegative-edge-triggeredJ-Kflip-flopswithcomplementaryoutputs.TheJandKdataisprocessedbytheflip-floponthefallingedgeoftheclockpulse.Theclocktriggeringoccursatavoltagelevelandisnotdirectlyrelatedtothetra | FairchildFairchild Semiconductor 仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司 | Fairchild | ||
Triple 3-Input AND Gate GeneralDescription ThisdevicecontainsthreeindependentgateseachofwhichperformsthelogicANDfunction. Features ■Alternatemilitary/aerospacedevice(54LS11)isavailable.ContactaNationalSemiconductorSalesOffice/Distributorforspecifications. | FairchildFairchild Semiconductor 仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司 | Fairchild | ||
Triple 3-Input AND Gate GeneralDescription Thisdevicecontainsthreeindependentgateseachof whichperformsthelogicANDfunction. | SYC SYC Electronica | SYC | ||
Triple 3-Input AND Gate GeneralDescription ThisdevicecontainsthreeindependentgateseachofwhichperformsthelogicANDfunction. Features ■Alternatemilitary/aerospacedevice(54LS11)isavailable.ContactaNationalSemiconductorSalesOffice/Distributorforspecifications. | FairchildFairchild Semiconductor 仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司 | Fairchild | ||
Triple 3-Input AND Gate GeneralDescription Thisdevicecontainsthreeindependentgateseachof whichperformsthelogicANDfunction. | SYC SYC Electronica | SYC |
技術(shù)參數(shù)
- 類型:
JK 型
- 輸出類型:
差分
- 元件數(shù):
2
- 每元件位數(shù):
1
- 時(shí)鐘頻率:
25MHz
- 不同 V,最大 CL 時(shí)的最大傳播延遲:
24ns @ 5V,50pF
- 觸發(fā)器類型:
負(fù)邊沿
- 電流 - 輸出高,低:
400μA,8mA
- 電壓 - 電源:
4.75 V ~ 5.25 V
- 電流 - 靜態(tài)(Iq):
6mA
- 工作溫度:
0°C ~ 70°C(TA)
- 安裝類型:
通孔
- 封裝/外殼:
16-DIP(0.300\,7.62mm)
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
FAIRCHILD |
23+ |
NA |
19960 |
只做進(jìn)口原裝,終端工廠免費(fèi)送樣 |
詢價(jià) | ||
MIT/SOP3.9 |
23+ |
680 |
正品原裝貨價(jià)格低 |
詢價(jià) | |||
NS |
97+ |
DIP-14 |
3300 |
全新原裝絕對(duì)自己公司現(xiàn)貨特價(jià)! |
詢價(jià) | ||
FAI |
23+ |
DIP |
7000 |
絕對(duì)全新原裝!100%保質(zhì)量特價(jià)!請(qǐng)放心訂購(gòu)! |
詢價(jià) | ||
FSC |
2020+ |
DIP |
50 |
百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可 |
詢價(jià) | ||
NS |
24+ |
50 |
詢價(jià) | ||||
原廠正品 |
23+ |
DIP16 |
5000 |
原裝正品,假一罰十 |
詢價(jià) | ||
FAI |
24+ |
DIP |
1068 |
原裝現(xiàn)貨假一罰十 |
詢價(jià) | ||
NS |
17+ |
DIP |
6200 |
100%原裝正品現(xiàn)貨 |
詢價(jià) | ||
NAT |
24+/25+ |
1916 |
原裝正品現(xiàn)貨庫(kù)存價(jià)優(yōu) |
詢價(jià) |
相關(guān)規(guī)格書(shū)
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
相關(guān)庫(kù)存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074
- TL074