最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

首頁>D16550>規(guī)格書詳情

D16550中文資料DCD數據手冊PDF規(guī)格書

D16550
廠商型號

D16550

功能描述

Configurable UART with FIFO ver 2.08

文件大小

186.04 Kbytes

頁面數量

7

生產廠商

DCD Digital Core Design

網址

網址

數據手冊

下載地址一下載地址二

更新時間

2025-9-5 12:00:00

人工找貨

D16550價格和庫存,歡迎聯系客服免費人工找貨

D16550規(guī)格書詳情

OVERVIEW

The D16550 is a soft Core of a Universal Asynchronous Receiver/Transmitter (UART) functionally identical to the TL16C550A. The D16550 allows serial transmission in two modes: UART mode and FIFO mode. In FIFO mode internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit directions. D16550 performs serial-toparallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU.

KEY FEATURES

● Software compatible with 16450 and 16550 UARTs

● Configuration capability

● Separate configurable BAUD clock line

● Two modes of operation: UART mode and FIFO mode

● Majority Voting Logic

● In the FIFO mode transmitter and receiver are each buffered with 16 byte FIFO to reduce the number of interrupts presented to the CPU

● Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data

● In UART mode receiver and transmitter are double buffered to eliminate a need for precise synchronization between the CPU and serial data

● Independently controlled transmit, receive, line status, and data set interrupts

● False start bit detection

● 16 bit programmable baud generator

● MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD)

○ Fully programmable serial-interface characteristics:

○ 5-, 6-, 7-, or 8-bit characters

○ Even, odd, or no-parity bit generation and

○ 1-, 1?-, or 2-stop bit generation detection

○ Baud generation

● Complete status reporting capabilities

● Line break generation and detection. Internal diagnostic capabilities:

○ Loop-back controls for communications link fault isolation

○ Break, parity, overrun, framing error simulation

● Two DMA Modes allows single and multitransfer

● Technology independent HDL Source Code

● Full prioritized interrupt system controls

● Fully synthesizable static design with no internal tri-state buffers

APPLICATIONS

● Serial Data communications applications

● Modem interface

產品屬性

  • 型號:

    D16550

  • 制造商:

    DCD

  • 制造商全稱:

    DCD

  • 功能描述:

    Configurable UART with FIFO ver 2.08

供應商 型號 品牌 批號 封裝 庫存 備注 價格
DSP
2003+
FQFP100
626
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價
DSP
25+
FQFP100
20
原裝正品,假一罰十!
詢價
DSP
25+
QFP
2630
詢價
TSMC
23+
QFP
10000
原廠授權一級代理,專業(yè)海外優(yōu)勢訂貨,價格優(yōu)勢、品種
詢價
DSP
25+
QFP
2317
品牌專業(yè)分銷商,可以零售
詢價
TSMC
2447
QFP
100500
一級代理專營品牌!原裝正品,優(yōu)勢現貨,長期排單到貨
詢價
DSP
23+
FQFP100
50000
全新原裝正品現貨,支持訂貨
詢價
DSP
21+
FQFP100
626
原裝現貨假一賠十
詢價
TSMC
25+23+
QFP
28592
絕對原裝正品全新進口深圳現貨
詢價
DSP
1815+
FQFP100
6528
只做原裝正品假一賠十為客戶做到零風險!!
詢價