CY74FCT825CTQCT屬于集成電路（IC）的觸發(fā)器。由美國德州儀器公司制造生產(chǎn)的CY74FCT825CTQCT觸發(fā)器觸發(fā)器是能夠存儲單個(gè)邏輯狀態(tài)或信息“位”的基本數(shù)字存儲器件。這些器件至少有兩個(gè)輸入；一個(gè)或多個(gè)用于傳遞要存儲的數(shù)據(jù)，另一個(gè)用于指示存儲該數(shù)據(jù)的時(shí)間點(diǎn)。不同的觸發(fā)器類型，例如 D（延遲）、SR（置位復(fù)位）和 JK，對提供給其輸入的信號有不同的響應(yīng)，可用于實(shí)現(xiàn)不同的邏輯功能。這些器件與鎖存器的不同之處在于它們是邊緣敏感器件，其保持的邏輯狀態(tài)僅在接收到有效時(shí)鐘信號時(shí)才會改變。

Function, Pinout, and Drive Compatible

With FCT, F Logic, and AM29825

Reduced VOH (Typically = 3.3 V) Version of

Equivalent FCT Functions

Edge-Rate Control Circuitry for

Significantly Improved Noise

Characteristics

Ioff Supports Partial-Power-Down Mode

Operation

Matched Rise and Fall Times

Fully Compatible With TTL Input and

Output Logic Levels

ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

64-mA Output Sink Current

32-mA Output Source Current

High-Speed Parallel Register With

Positive-Edge-Triggered D-Type Flip-Flops

Buffered Common Clock-Enable (EN) and

Asynchronous-Clear (CLR) Inputs

3-State Outputs

description

This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and

provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT825T is an 8-bit

buffered register with all the CY74FCT823T controls, plus multiple enables (OE1, OE2, OE3) to allow multiuser

control of the interface, e.g., CS, DMA, and RD/WR. This device is ideal for use as an output port requiring high

IOL/IOH.

This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading

at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.